 Ville Syrjälä
|
85bf59d188
drm/i915: Fix iboost setting for SKL Y/U DP DDI buffer translation entry 2
|
9 years ago |
|
Ville Syrjälä
|
7ff9a55614
drm/i915: Program iboost settings for HDMI/DVI on SKL
|
9 years ago |
|
Ville Syrjälä
|
5728e0de74
drm/i915: Fix iboost setting for DDI with 4 lanes on SKL
|
9 years ago |
|
Ville Syrjälä
|
cca0502b9c
drm/i915: s/INTEL_OUTPUT_DISPLAYPORT/INTEL_OUTPUT_DP/
|
9 years ago |
|
Ville Syrjälä
|
37a5650b5b
drm/i915: Kill has_dp_encoder from pipe_config
|
9 years ago |
 Chris Wilson
|
fac5e23e3c
drm/i915: Mass convert dev->dev_private to to_i915(dev)
|
9 years ago |
|
Chris Wilson
|
058fee93e2
drm/i915: Convert wait_for(I915_READ(reg)) to intel_wait_for_register()
|
9 years ago |
 Imre Deak
|
e93da0a013
drm/i915/bxt: Sanitiy check the PHY lane power down status
|
9 years ago |
|
Imre Deak
|
324513c0ef
drm/i915/bxt: Rename broxton to bxt in PHY/CDCLK function prefixes
|
9 years ago |
|
Imre Deak
|
95a7a2ae46
drm/i915/bxt: Set DDI PHY lane latency optimization during modeset
|
9 years ago |
|
Imre Deak
|
9c8d0b8e53
drm/i915/bxt: Move DDI PHY enabling/disabling to the power well code
|
9 years ago |
|
Imre Deak
|
e4c49e0f10
drm/i915/bxt: Wait for PHY1 GRC calibration synchronously
|
9 years ago |
|
Ville Syrjälä
|
580d8ed522
drm/i915: Give encoders useful names
|
9 years ago |
 Ander Conselvan de Oliveira
|
9e2c84751e
drm/i915: Remove intel_clock_t typedef
|
9 years ago |
|
Ville Syrjälä
|
b2ccb822d3
drm/i915: Enable/disable TMDS output buffers in DP++ adaptor as needed
|
9 years ago |
 Lyude
|
5a8f97ea04
Revert "drm/i915: start adding dp mst audio"
|
9 years ago |
|
Ander Conselvan de Oliveira
|
d4d6279abe
drm/i915: Set crtc_state->lane_count for HDMI
|
9 years ago |
|
Imre Deak
|
47baf2a533
drm/i915/bxt: Force reprogramming a PHY with invalid HW state
|
9 years ago |
|
Imre Deak
|
01a01ef2ea
drm/i915/bxt: Wait for PHY1 GRC done if PHY0 was already enabled
|
9 years ago |
|
Imre Deak
|
67856d4d3c
drm/i915/bxt: Use PHY0 GRC value for HW state verification
|
9 years ago |
 Mika Kahola
|
0098351921
drm/i915: Fix eDP low vswing for Broadwell
|
9 years ago |
|
Imre Deak
|
bf93ba67e9
drm/i915/ddi: Fix eDP VDD handling during booting and suspend/resume
|
9 years ago |
|
Imre Deak
|
adc7f04bfd
drm/i915/bxt: Add HW state verification for DDI PHY and CDCLK
|
9 years ago |
|
Imre Deak
|
bd48006178
drm/i915/bxt: Don't reprogram an already enabled DDI PHY
|
9 years ago |
|
Imre Deak
|
d7d33fd85a
drm/i915/bxt: Power down DDI PHYs separately during the per PHY uninit
|
9 years ago |
|
Imre Deak
|
c6c4696fa5
drm/i915/bxt: Pass drm_i915_private to DDI PHY, CDCLK helpers
|
9 years ago |
|
Imre Deak
|
28ca6931f0
drm/i915/bxt: Add a note about BXT_PORT_CL1CM_DW30 being read-only
|
9 years ago |
|
Chris Wilson
|
183aec1644
drm/i915/ddi: Silence compiler warning for unknown output type
|
9 years ago |
|
Ville Syrjälä
|
5b421c57e0
drm/i915: Disable FDI RX before DDI_BUF_CTL
|
9 years ago |
 Jani Nikula
|
11b538cd6d
drm/i915: use for_each_port_masked in bxt phy init for clarity
|
9 years ago |
