 Chris Wilson
|
ffebb83b34
drm/i915: Convert wait_for(I915_READ(reg)) to intel_wait_for_register()
|
9 years ago |
|
Chris Wilson
|
919fcd518d
drm/i915: Convert wait_for(I915_READ(reg)) to intel_wait_for_register()
|
9 years ago |
|
Chris Wilson
|
8b00f55a68
drm/i915: Convert wait_for(I915_READ(reg)) to intel_wait_for_register()
|
9 years ago |
|
Chris Wilson
|
117c1148b4
drm/i915: Convert wait_for(I915_READ(reg)) to intel_wait_for_register()
|
9 years ago |
|
Chris Wilson
|
2c2ccc3abc
drm/i915: Convert wait_for(I915_READ(reg)) to intel_wait_for_register()
|
9 years ago |
 Imre Deak
|
7859799637
drm/i915/bxt: Fix PPS lost state after suspend breaking eDP link training
|
9 years ago |
|
Imre Deak
|
324513c0ef
drm/i915/bxt: Rename broxton to bxt in PHY/CDCLK function prefixes
|
9 years ago |
|
Imre Deak
|
9c8d0b8e53
drm/i915/bxt: Move DDI PHY enabling/disabling to the power well code
|
9 years ago |
|
Imre Deak
|
b409ca9587
drm/i915: Factor out intel_power_well_get/put
|
9 years ago |
 Tvrtko Ursulin
|
14bb2c1179
drm/i915: Fix a buch of kerneldoc warnings
|
9 years ago |
 Ville Syrjälä
|
18a8067c57
drm/i915: Assert the dbuf is enabled when disabling DC5/6
|
9 years ago |
|
Ville Syrjälä
|
342be926e0
drm/i915: Replace bxt_verify_cdclk_state() with a more generic cdclk check
|
9 years ago |
|
Ville Syrjälä
|
70c2c18406
drm/i915: Move SKL+ DBUF enable/disable to display core init/uninit
|
9 years ago |
|
Ville Syrjälä
|
9f7eb31af2
drm/i915: Unify SKL cdclk init paths
|
9 years ago |
|
Ville Syrjälä
|
19ab4ed329
drm/i915: Update RAWCLK_FREQ register on VLV/CHV
|
9 years ago |
|
Imre Deak
|
f62c79b33f
drm/i915/bxt: Enable DC5 during runtime resume
|
9 years ago |
|
Imre Deak
|
da2f41d107
drm/i915/bxt: Sanitize DC state tracking during system resume
|
9 years ago |
|
Imre Deak
|
80dbe9973a
drm/i915/kbl: Don't WARN for expected secondary MISC IO power well request
|
9 years ago |
|
Ville Syrjälä
|
9d0996b590
drm/i915: Define HSW/BDW display power domains the right way up
|
9 years ago |
|
Ville Syrjälä
|
465ac0c6b6
drm/i915: Define VLV/CHV display power well domains properly
|
9 years ago |
|
Ville Syrjälä
|
998bd66a9d
drm/i915: Set .domains=POWER_DOMAIN_MASK for the always-on well
|
9 years ago |
|
Imre Deak
|
f74ed08d55
drm/i915/gen9: Fix runtime PM refcounting in case DMC firmware isn't loaded
|
9 years ago |
|
Imre Deak
|
5f304c8736
drm/i915/kbl: Reset secondary power well requests left on by DMC/KVMR
|
9 years ago |
|
Imre Deak
|
f11f4e9524
Revert "drm/i915/bxt: Disable power well support"
|
9 years ago |
|
Imre Deak
|
adc7f04bfd
drm/i915/bxt: Add HW state verification for DDI PHY and CDCLK
|
9 years ago |
|
Imre Deak
|
d7d7c9ee69
drm/i915/bxt: Don't toggle power well 1 on-demand
|
9 years ago |
|
Imre Deak
|
443a93ac89
drm/i915/skl: Unexport skl_pw1_misc_io_init
|
9 years ago |
|
Imre Deak
|
bfcdabe888
drm/i915/gen9: Fix DMC/DC state asserts
|
9 years ago |
|
Imre Deak
|
1d963afae1
drm/i915/gen9: Make power well disabling synchronous
|
9 years ago |
|
Imre Deak
|
c6782b76d3
drm/i915/gen9: Reset secondary power well requests left on by DMC/KVMR
|
9 years ago |
