 Thierry Reding
|
666cb87332
drm/tegra: dc: Unify enabling the display controller
|
пре 10 година |
|
Thierry Reding
|
3f0fb52ef0
drm/tegra: Remove unused ->mode_fixup() callbacks
|
пре 10 година |
|
Thierry Reding
|
ebd14afe8f
drm/tegra: dsi: Implement ->atomic_check()
|
пре 10 година |
|
Thierry Reding
|
9d44189f55
drm/tegra: Atomic conversion, phase 2
|
пре 10 година |
|
Thierry Reding
|
4aa3df7149
drm/tegra: Atomic conversion, phase 1
|
пре 10 година |
|
Thierry Reding
|
328ec69e7f
drm/tegra: Output cleanup functions cannot fail
|
пре 10 година |
|
Thierry Reding
|
ea130b240d
drm/tegra: Remove remnants of the output midlayer
|
пре 10 година |
|
Thierry Reding
|
4009c22420
drm/tegra: debugfs cleanup cannot fail
|
пре 10 година |
|
Thierry Reding
|
5b901e78b2
drm/tegra: dsi: Demidlayer
|
пре 10 година |
|
Thierry Reding
|
36904adf21
drm/tegra: Stop CRTC at CRTC disable time
|
пре 10 година |
|
Thierry Reding
|
62b9e06321
drm/tegra: Use tegra_commit_dc() in output drivers
|
пре 10 година |
|
Thierry Reding
|
201106d83e
drm/tegra: dsi: Reset across ->exit()/->init()
|
пре 10 година |
|
Thierry Reding
|
92f0e073ed
drm/tegra: dsi: Soft-reset controller on ->disable
|
пре 10 година |
|
Thierry Reding
|
9c0b4ca112
drm/tegra: dsi: Registers are 32-bit
|
пре 10 година |
 Sean Paul
|
7e3bc3a98f
drm/tegra: dsi: Set up PHY_TIMING & BTA_TIMING registers earlier
|
пре 11 година |
|
Thierry Reding
|
030611ecc5
drm/tegra: dsi: Replace 1000000 by USEC_PER_SEC
|
пре 10 година |
|
Thierry Reding
|
369bc65b6b
drm/tegra: dsi: Replace 1000000000UL by NSEC_PER_SEC
|
пре 10 година |
|
Thierry Reding
|
0fffdf6ca9
drm/tegra: dsi: Implement host transfers
|
пре 10 година |
|
Thierry Reding
|
e94236cde4
drm/tegra: dsi: Add ganged mode support
|
пре 11 година |
|
Thierry Reding
|
3f6b406f7d
drm/tegra: dsi: Split out tegra_dsi_set_timeout()
|
пре 10 година |
|
Thierry Reding
|
337b443d58
drm/tegra: dsi: Add command mode support
|
пре 10 година |
|
Thierry Reding
|
563eff1f98
drm/tegra: dsi: Refactor in preparation for command mode
|
пре 10 година |
|
Thierry Reding
|
d2d0a9d212
drm/tegra: dsi: Properly cleanup on probe failure
|
пре 10 година |
|
Thierry Reding
|
ba3df97922
drm/tegra: dsi: Mark connector hotpluggable
|
пре 10 година |
|
Thierry Reding
|
41a8e72e0e
drm/tegra: dsi: Leave parent clock alone
|
пре 10 година |
|
Thierry Reding
|
183ef2883d
drm/tegra: dsi: Do not manage clock on enable/disable
|
пре 10 година |
|
Thierry Reding
|
976cebc35b
drm/tegra: dsi: Make FIFO depths host parameters
|
пре 11 година |
 Stephen Warren
|
ef70728c7a
drm/tegra: add MODULE_DEVICE_TABLEs
|
пре 11 година |
 Alexandre Courbot
|
0c6b1e4ba7
drm/tegra: dsi - Handle non-continuous clock flag
|
пре 11 година |
|
Thierry Reding
|
9910f5c455
drm/tegra: Remove host1x drm_bus implementation
|
пре 11 година |
