 Ville Syrjälä
|
78108b7c0a
drm/i915: Use crtc->name in debug messages
|
9 years ago |
 Ander Conselvan de Oliveira
|
bb14316551
drm/i915: Fix NULL pointer deference when out of PLLs in IVB
|
9 years ago |
|
Ville Syrjälä
|
9f7eb31af2
drm/i915: Unify SKL cdclk init paths
|
9 years ago |
|
Ville Syrjälä
|
b204535204
drm/i915: Keep track of preferred cdclk vco frequency on SKL
|
9 years ago |
|
Ville Syrjälä
|
ea61791e59
drm/i915: Actually read out DPLL0 vco on skl from hardware
|
9 years ago |
|
Ville Syrjälä
|
14d41b3b0e
drm/i915: Move the SKL DPLL0 VCO computation into intel_dp_compute_config()
|
9 years ago |
 Clint Taylor
|
c89e39f327
drm/i915/skl: SKL CDCLK change on modeset tracking VCO
|
9 years ago |
|
Ander Conselvan de Oliveira
|
9e2c84751e
drm/i915: Remove intel_clock_t typedef
|
9 years ago |
|
Ville Syrjälä
|
d5aab9d401
drm/i915: s/DPPL/DPLL/ for SKL DPLLs
|
9 years ago |
 Dongwon Kim
|
da6110bcbc
drm/i915/bxt: PORT_PLL_REF_SEL bit should be set for all BXT variations
|
9 years ago |
 Imre Deak
|
d7d7c9ee69
drm/i915/bxt: Don't toggle power well 1 on-demand
|
9 years ago |
|
Imre Deak
|
c6c4696fa5
drm/i915/bxt: Pass drm_i915_private to DDI PHY, CDCLK helpers
|
9 years ago |
|
Dongwon Kim
|
25a5670533
drm/i915/bxt: Reversed polarity of PORT_PLL_REF_SEL bit
|
9 years ago |
 Joonas Lahtinen
|
2d1fe07340
drm/i915: Do not use {HAS_*, IS_*, INTEL_INFO}(dev_priv->dev)
|
9 years ago |
 Maarten Lankhorst
|
fbf6d8798f
drm/i915: Add locking to pll updates, v3.
|
9 years ago |
 Jani Nikula
|
52e2abb30c
drm/i915: fix sparse warning for using false as NULL
|
9 years ago |
|
Maarten Lankhorst
|
15e7ec29ce
drm/i915: Move pll power state to crtc power domains.
|
9 years ago |
|
Maarten Lankhorst
|
a1475e775e
drm/i915: Perform dpll commit first, v2.
|
9 years ago |
|
Maarten Lankhorst
|
2dd66ebde4
drm/i915: Use a crtc mask instead of a refcount for dpll functions, v2.
|
9 years ago |
|
Imre Deak
|
08250c4ba6
drm/i915/bxt: Fix off-by-one error in Broxton PLL IDs
|
9 years ago |
|
Ander Conselvan de Oliveira
|
a3c988ea06
drm/i915: Make SKL/KBL DPLL0 managed by the shared dpll code
|
9 years ago |
|
Ander Conselvan de Oliveira
|
9d16da65bf
drm/i915: Manage HSW/BDW LCPLLs with the shared dpll interface
|
9 years ago |
|
Ander Conselvan de Oliveira
|
34177c249a
drm/i915: Move BXT pll configuration logic to intel_dpll_mgr.c
|
9 years ago |
|
Ander Conselvan de Oliveira
|
304b65cbdc
drm/i915: Move SKL/KLB pll selection logic to intel_dpll_mgr.c
|
9 years ago |
|
Ander Conselvan de Oliveira
|
daedf20a4f
drm/i915: Move HSW/BDW pll selection logic to intel_dpll_mgr.c
|
9 years ago |
|
Ander Conselvan de Oliveira
|
f9476a6c6d
drm/i915: Refactor platform specifics out of intel_get_shared_dpll()
|
9 years ago |
|
Ander Conselvan de Oliveira
|
2edd6443e3
drm/i915: Use a table to initilize shared dplls
|
9 years ago |
|
Ander Conselvan de Oliveira
|
8106ddbd77
drm/i915: Store a direct pointer to shared dpll in intel_crtc_state
|
9 years ago |
|
Ander Conselvan de Oliveira
|
a4780b7744
drm/i915: Split intel_get_shared_dpll() into smaller functions
|
9 years ago |
|
Ander Conselvan de Oliveira
|
55be2f0854
drm/i915: Move ddi shared dpll code to intel_dpll_mgr.c
|
9 years ago |
