Commit History

作者 SHA1 備註 提交日期
  Dave Airlie c693099294 Revert "drm/i915: reverse dp link param selection, prefer fast over wide again" 11 年之前
  Clint Taylor 01527b3127 drm/i915/vlv: T12 eDP panel timing enforcement during reboot 11 年之前
  Dave Airlie 8d4ad9d4bb Merge commit '9e9a928eed8796a0a1aaed7e0b676db86ba84594' into drm-next 11 年之前
  Rob Clark 51fd371bba drm: convert crtc and connection_mutex to ww_mutex (v5) 11 年之前
  Dave Airlie 4f71d0cb76 drm/dp: add a hw mutex around the transfer functions. (v2) 11 年之前
  Daniel Vetter 6e9f798d91 drm: Split connection_mutex out of mode_config.mutex (v3) 11 年之前
  Jani Nikula 8e329a039b drm/i915: replace drm_get_encoder_name() with direct name field use 11 年之前
  Jani Nikula c23cc4178d drm/i915: replace drm_get_connector_name() with direct name field use 11 年之前
  Daniel Vetter bc76e320f2 drm/i915: Drop now misleading DDI comment from dp_link_down 11 年之前
  Ville Syrjälä 1966e59ec1 drm/i915/chv: Use RMW to toggle swing calc init 11 年之前
  Ville Syrjälä f72df8dbe2 drm/i915/chv: Don't do group access reads from TX lanes either 11 年之前
  Ville Syrjälä 97fd4d5c81 drm/i915/chv: Don't use PCS group access reads 11 年之前
  Ville Syrjälä d2152b2524 drm/i915/chv: Set soft reset override bit for data lane resets 11 年之前
  Ville Syrjälä 580d3811f4 drm/i915/chv: Reset data lanes in encoder .post_disable() hook 11 年之前
  Ville Syrjälä 949c1d43d6 drm/i915/chv: Move data lane deassert to encoder pre_enable 11 年之前
  Ville Syrjälä 71485e0aa8 drm/i915/chv: Fix PORT_TO_PIPE for CHV 11 年之前
  Ville Syrjälä 882ec3846e drm/i915/chv: Configure crtc_mask correctly for CHV 11 年之前
  Daniel Vetter 8ac33ed3dc drm/i915/dp: Remove ->mode_set callback 11 年之前
  Daniel Vetter d41f1efb32 drm/i915/dp: Move port A pll setup to g4x_pre_enable_dp 11 年之前
  Daniel Vetter 9ed109a7b4 drm/i915: Track has_audio in the pipe config 11 年之前
  Jani Nikula f4cdbc2144 drm/i915/dp: force eDP lane count to max available lanes on BDW 11 年之前
  Chon Ming Lee 44f37d1f52 drm/i915/chv: Pipe select change for DP and HDMI 11 年之前
  Chon Ming Lee e4a1d8467d drm/i915/chv: Add phy supports for Cherryview 11 年之前
  Chon Ming Lee ef9348c860 drm/i915/chv: find the best divisor for the target clock v4 11 年之前
  Jani Nikula 56071a2076 drm/i915: use lane count and link rate from VBT as minimums for eDP 11 年之前
  Paulo Zanoni eeb6324dd6 drm/i915: consider the source max DP lane count too 11 年之前
  Imre Deak bb4932c4f1 drm/i915: vlv: check port power domain instead of only D0 for eDP VDD on 11 年之前
  Jesse Barnes 93c9c19b3d drm/i915: remove unexplained vblank wait in the DP off code 11 年之前
  Dave Airlie 885ac04ab3 Merge tag 'drm-intel-next-2014-04-16' of git://anongit.freedesktop.org/drm-intel into drm-next 11 年之前
  Paulo Zanoni 9bbfd20abe drm/i915: don't try DP_LINK_BW_5_4 on HSW ULX 11 年之前