|
@@ -33,6 +33,40 @@
|
|
|
reg = <0x0 0x80000000 0x0 0x80000000>;
|
|
reg = <0x0 0x80000000 0x0 0x80000000>;
|
|
|
};
|
|
};
|
|
|
|
|
|
|
|
|
|
+ reserved-memory {
|
|
|
|
|
+ #address-cells = <2>;
|
|
|
|
|
+ #size-cells = <2>;
|
|
|
|
|
+ ranges;
|
|
|
|
|
+
|
|
|
|
|
+ ipu2_memory_region: ipu2-memory@95800000 {
|
|
|
|
|
+ compatible = "shared-dma-pool";
|
|
|
|
|
+ reg = <0x0 0x95800000 0x0 0x3800000>;
|
|
|
|
|
+ reusable;
|
|
|
|
|
+ status = "okay";
|
|
|
|
|
+ };
|
|
|
|
|
+
|
|
|
|
|
+ dsp1_memory_region: dsp1-memory@99000000 {
|
|
|
|
|
+ compatible = "shared-dma-pool";
|
|
|
|
|
+ reg = <0x0 0x99000000 0x0 0x4000000>;
|
|
|
|
|
+ reusable;
|
|
|
|
|
+ status = "okay";
|
|
|
|
|
+ };
|
|
|
|
|
+
|
|
|
|
|
+ ipu1_memory_region: ipu1-memory@9d000000 {
|
|
|
|
|
+ compatible = "shared-dma-pool";
|
|
|
|
|
+ reg = <0x0 0x9d000000 0x0 0x2000000>;
|
|
|
|
|
+ reusable;
|
|
|
|
|
+ status = "okay";
|
|
|
|
|
+ };
|
|
|
|
|
+
|
|
|
|
|
+ dsp2_memory_region: dsp2-memory@9f000000 {
|
|
|
|
|
+ compatible = "shared-dma-pool";
|
|
|
|
|
+ reg = <0x0 0x9f000000 0x0 0x800000>;
|
|
|
|
|
+ reusable;
|
|
|
|
|
+ status = "okay";
|
|
|
|
|
+ };
|
|
|
|
|
+ };
|
|
|
|
|
+
|
|
|
vdd_3v3: fixedregulator-vdd_3v3 {
|
|
vdd_3v3: fixedregulator-vdd_3v3 {
|
|
|
compatible = "regulator-fixed";
|
|
compatible = "regulator-fixed";
|
|
|
regulator-name = "vdd_3v3";
|
|
regulator-name = "vdd_3v3";
|
|
@@ -585,3 +619,23 @@
|
|
|
status = "okay";
|
|
status = "okay";
|
|
|
};
|
|
};
|
|
|
};
|
|
};
|
|
|
|
|
+
|
|
|
|
|
+&ipu2 {
|
|
|
|
|
+ status = "okay";
|
|
|
|
|
+ memory-region = <&ipu2_memory_region>;
|
|
|
|
|
+};
|
|
|
|
|
+
|
|
|
|
|
+&ipu1 {
|
|
|
|
|
+ status = "okay";
|
|
|
|
|
+ memory-region = <&ipu1_memory_region>;
|
|
|
|
|
+};
|
|
|
|
|
+
|
|
|
|
|
+&dsp1 {
|
|
|
|
|
+ status = "okay";
|
|
|
|
|
+ memory-region = <&dsp1_memory_region>;
|
|
|
|
|
+};
|
|
|
|
|
+
|
|
|
|
|
+&dsp2 {
|
|
|
|
|
+ status = "okay";
|
|
|
|
|
+ memory-region = <&dsp2_memory_region>;
|
|
|
|
|
+};
|