 Bjorn Helgaas
|
7baf69c7c3
PCI: designware: Simplify host bridge window iteration
|
9 years ago |
|
Bjorn Helgaas
|
12722dbbda
PCI: designware: Request host bridge window resources
|
9 years ago |
|
Bjorn Helgaas
|
27d9cb7ed2
PCI: designware: Free bridge resource list on failure
|
9 years ago |
 Gabriele Paoloni
|
a5cb903aef
PCI: designware: Remove incorrect RC memory base/limit configuration
|
9 years ago |
 Jisheng Zhang
|
7e57fd1444
PCI: designware: Move Root Complex setup code to dw_pcie_setup_rc()
|
9 years ago |
 Joao Pinto
|
dac29e6c54
PCI: designware: Add default link up check if sub-driver doesn't override
|
9 years ago |
|
Joao Pinto
|
886bc5ceb5
PCI: designware: Add generic dw_pcie_wait_for_link()
|
9 years ago |
 Lorenzo Pieralisi
|
ed00c83cd4
PCI: designware: Remove PCI_PROBE_ONLY handling
|
9 years ago |
|
Jisheng Zhang
|
dd193929d9
PCI: designware: Explain why we don't program ATU for some platforms
|
9 years ago |
 Linus Torvalds
|
d43421565b
Merge tag 'pci-v4.5-changes' of git://git.kernel.org/pub/scm/linux/kernel/git/helgaas/pci
|
9 years ago |
|
Bjorn Helgaas
|
c111e8bf6e
Merge branches 'pci/host', 'pci/host-designware', 'pci/host-hisi', 'pci/host-qcom' and 'pci/host-rcar' into next
|
9 years ago |
|
Bjorn Helgaas
|
67de2dc34c
PCI: designware: Make config accessor override checking symmetric
|
9 years ago |
|
Bjorn Helgaas
|
116a489d78
PCI: designware: Simplify control flow
|
9 years ago |
 Stanimir Varbanov
|
17209dfb35
PCI: designware: Ensure ATU is enabled before IO/conf space accesses
|
9 years ago |
|
Stanimir Varbanov
|
5228e39e3f
PCI: designware: Remove incorrect io_base assignment
|
9 years ago |
 Zhou Wang
|
cbce790059
PCI: designware: Make driver arch-agnostic
|
10 years ago |
|
Zhou Wang
|
0021d22b73
PCI: designware: Use of_pci_get_host_bridge_resources() to parse DT
|
10 years ago |
|
Zhou Wang
|
9cdce1cdc0
Revert "PCI: designware: Program ATU with untranslated address"
|
10 years ago |
|
Gabriele Paoloni
|
883cc17cb1
PCI: designware: Move calculation of bus addresses to DRA7xx
|
10 years ago |
|
Gabriele Paoloni
|
907fce0902
PCI: designware: Make "num-lanes" an optional DT property
|
10 years ago |
|
Gabriele Paoloni
|
b6b18f589e
PCI: designware: Require config accesses to be naturally aligned
|
10 years ago |
|
Gabriele Paoloni
|
4c45852f49
PCI: designware: Simplify dw_pcie_cfg_read/write() interfaces
|
10 years ago |
|
Gabriele Paoloni
|
c003ca9963
PCI: designware: Use exact access size in dw_pcie_cfg_read()
|
10 years ago |
 Lucas Stach
|
c8947fbbd1
PCI: designware: Set up high part of MSI target address
|
10 years ago |
|
Lucas Stach
|
7970737409
PCI: designware: Implement multivector MSI IRQ setup
|
10 years ago |
|
Lucas Stach
|
ea643e1a33
PCI: designware: Factor out MSI msg setup
|
10 years ago |
|
Zhou Wang
|
ed8b472df4
PCI: designware: Fix PORT_LOGIC_LINK_WIDTH_MASK
|
10 years ago |
|
Linus Torvalds
|
17e6b00ac4
Merge branch 'irq-core-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip
|
10 years ago |
|
Bjorn Helgaas
|
9ca678d1df
Merge branches 'pci/enumeration' and 'pci/misc' into next
|
10 years ago |
|
Lorenzo Pieralisi
|
8953aab1e8
ARM/PCI, designware, xilinx: Use pci_scan_root_bus_msi()
|
10 years ago |
