|
@@ -207,6 +207,7 @@
|
|
reg = <0xffc02800 0x100>;
|
|
reg = <0xffc02800 0x100>;
|
|
interrupts = <0 103 4>;
|
|
interrupts = <0 103 4>;
|
|
resets = <&rst I2C0_RESET>;
|
|
resets = <&rst I2C0_RESET>;
|
|
|
|
+ clocks = <&clkmgr STRATIX10_L4_SP_CLK>;
|
|
status = "disabled";
|
|
status = "disabled";
|
|
};
|
|
};
|
|
|
|
|
|
@@ -217,6 +218,7 @@
|
|
reg = <0xffc02900 0x100>;
|
|
reg = <0xffc02900 0x100>;
|
|
interrupts = <0 104 4>;
|
|
interrupts = <0 104 4>;
|
|
resets = <&rst I2C1_RESET>;
|
|
resets = <&rst I2C1_RESET>;
|
|
|
|
+ clocks = <&clkmgr STRATIX10_L4_SP_CLK>;
|
|
status = "disabled";
|
|
status = "disabled";
|
|
};
|
|
};
|
|
|
|
|
|
@@ -227,6 +229,7 @@
|
|
reg = <0xffc02a00 0x100>;
|
|
reg = <0xffc02a00 0x100>;
|
|
interrupts = <0 105 4>;
|
|
interrupts = <0 105 4>;
|
|
resets = <&rst I2C2_RESET>;
|
|
resets = <&rst I2C2_RESET>;
|
|
|
|
+ clocks = <&clkmgr STRATIX10_L4_SP_CLK>;
|
|
status = "disabled";
|
|
status = "disabled";
|
|
};
|
|
};
|
|
|
|
|
|
@@ -237,6 +240,7 @@
|
|
reg = <0xffc02b00 0x100>;
|
|
reg = <0xffc02b00 0x100>;
|
|
interrupts = <0 106 4>;
|
|
interrupts = <0 106 4>;
|
|
resets = <&rst I2C3_RESET>;
|
|
resets = <&rst I2C3_RESET>;
|
|
|
|
+ clocks = <&clkmgr STRATIX10_L4_SP_CLK>;
|
|
status = "disabled";
|
|
status = "disabled";
|
|
};
|
|
};
|
|
|
|
|
|
@@ -247,6 +251,7 @@
|
|
reg = <0xffc02c00 0x100>;
|
|
reg = <0xffc02c00 0x100>;
|
|
interrupts = <0 107 4>;
|
|
interrupts = <0 107 4>;
|
|
resets = <&rst I2C4_RESET>;
|
|
resets = <&rst I2C4_RESET>;
|
|
|
|
+ clocks = <&clkmgr STRATIX10_L4_SP_CLK>;
|
|
status = "disabled";
|
|
status = "disabled";
|
|
};
|
|
};
|
|
|
|
|