|
@@ -13,6 +13,7 @@
|
|
|
* published by the Free Software Foundation.
|
|
|
*/
|
|
|
|
|
|
+#include <dt-bindings/clock/exynos5420.h>
|
|
|
#include "exynos5.dtsi"
|
|
|
#include "exynos5420-pinctrl.dtsi"
|
|
|
|
|
@@ -119,7 +120,8 @@
|
|
|
compatible = "samsung,exynos5420-audss-clock";
|
|
|
reg = <0x03810000 0x0C>;
|
|
|
#clock-cells = <1>;
|
|
|
- clocks = <&clock 1>, <&clock 5>, <&clock 148>, <&clock 149>;
|
|
|
+ clocks = <&clock CLK_FIN_PLL>, <&clock CLK_FOUT_EPLL>,
|
|
|
+ <&clock CLK_SCLK_MAUDIO0>, <&clock CLK_SCLK_MAUPCM0>;
|
|
|
clock-names = "pll_ref", "pll_in", "sclk_audio", "sclk_pcm_in";
|
|
|
};
|
|
|
|
|
@@ -127,7 +129,7 @@
|
|
|
compatible = "samsung,mfc-v7";
|
|
|
reg = <0x11000000 0x10000>;
|
|
|
interrupts = <0 96 0>;
|
|
|
- clocks = <&clock 401>;
|
|
|
+ clocks = <&clock CLK_MFC>;
|
|
|
clock-names = "mfc";
|
|
|
};
|
|
|
|
|
@@ -137,7 +139,7 @@
|
|
|
#address-cells = <1>;
|
|
|
#size-cells = <0>;
|
|
|
reg = <0x12200000 0x2000>;
|
|
|
- clocks = <&clock 351>, <&clock 132>;
|
|
|
+ clocks = <&clock CLK_MMC0>, <&clock CLK_SCLK_MMC0>;
|
|
|
clock-names = "biu", "ciu";
|
|
|
fifo-depth = <0x40>;
|
|
|
status = "disabled";
|
|
@@ -149,7 +151,7 @@
|
|
|
#address-cells = <1>;
|
|
|
#size-cells = <0>;
|
|
|
reg = <0x12210000 0x2000>;
|
|
|
- clocks = <&clock 352>, <&clock 133>;
|
|
|
+ clocks = <&clock CLK_MMC1>, <&clock CLK_SCLK_MMC1>;
|
|
|
clock-names = "biu", "ciu";
|
|
|
fifo-depth = <0x40>;
|
|
|
status = "disabled";
|
|
@@ -161,7 +163,7 @@
|
|
|
#address-cells = <1>;
|
|
|
#size-cells = <0>;
|
|
|
reg = <0x12220000 0x1000>;
|
|
|
- clocks = <&clock 353>, <&clock 134>;
|
|
|
+ clocks = <&clock CLK_MMC2>, <&clock CLK_SCLK_MMC2>;
|
|
|
clock-names = "biu", "ciu";
|
|
|
fifo-depth = <0x40>;
|
|
|
status = "disabled";
|
|
@@ -175,7 +177,7 @@
|
|
|
interrupt-parent = <&mct_map>;
|
|
|
interrupts = <0>, <1>, <2>, <3>, <4>, <5>, <6>, <7>,
|
|
|
<8>, <9>, <10>, <11>;
|
|
|
- clocks = <&clock 1>, <&clock 315>;
|
|
|
+ clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
|
|
|
clock-names = "fin_pll", "mct";
|
|
|
|
|
|
mct_map: mct-map {
|
|
@@ -269,9 +271,9 @@
|
|
|
};
|
|
|
|
|
|
rtc@101E0000 {
|
|
|
- clocks = <&clock 317>;
|
|
|
+ clocks = <&clock CLK_RTC>;
|
|
|
clock-names = "rtc";
|
|
|
- status = "okay";
|
|
|
+ status = "disabled";
|
|
|
};
|
|
|
|
|
|
amba {
|
|
@@ -281,11 +283,22 @@
|
|
|
interrupt-parent = <&gic>;
|
|
|
ranges;
|
|
|
|
|
|
+ adma: adma@03880000 {
|
|
|
+ compatible = "arm,pl330", "arm,primecell";
|
|
|
+ reg = <0x03880000 0x1000>;
|
|
|
+ interrupts = <0 110 0>;
|
|
|
+ clocks = <&clock_audss EXYNOS_ADMA>;
|
|
|
+ clock-names = "apb_pclk";
|
|
|
+ #dma-cells = <1>;
|
|
|
+ #dma-channels = <6>;
|
|
|
+ #dma-requests = <16>;
|
|
|
+ };
|
|
|
+
|
|
|
pdma0: pdma@121A0000 {
|
|
|
compatible = "arm,pl330", "arm,primecell";
|
|
|
reg = <0x121A0000 0x1000>;
|
|
|
interrupts = <0 34 0>;
|
|
|
- clocks = <&clock 362>;
|
|
|
+ clocks = <&clock CLK_PDMA0>;
|
|
|
clock-names = "apb_pclk";
|
|
|
#dma-cells = <1>;
|
|
|
#dma-channels = <8>;
|
|
@@ -296,7 +309,7 @@
|
|
|
compatible = "arm,pl330", "arm,primecell";
|
|
|
reg = <0x121B0000 0x1000>;
|
|
|
interrupts = <0 35 0>;
|
|
|
- clocks = <&clock 363>;
|
|
|
+ clocks = <&clock CLK_PDMA1>;
|
|
|
clock-names = "apb_pclk";
|
|
|
#dma-cells = <1>;
|
|
|
#dma-channels = <8>;
|
|
@@ -307,7 +320,7 @@
|
|
|
compatible = "arm,pl330", "arm,primecell";
|
|
|
reg = <0x10800000 0x1000>;
|
|
|
interrupts = <0 33 0>;
|
|
|
- clocks = <&clock 473>;
|
|
|
+ clocks = <&clock CLK_MDMA0>;
|
|
|
clock-names = "apb_pclk";
|
|
|
#dma-cells = <1>;
|
|
|
#dma-channels = <8>;
|
|
@@ -318,7 +331,7 @@
|
|
|
compatible = "arm,pl330", "arm,primecell";
|
|
|
reg = <0x11C10000 0x1000>;
|
|
|
interrupts = <0 124 0>;
|
|
|
- clocks = <&clock 442>;
|
|
|
+ clocks = <&clock CLK_MDMA1>;
|
|
|
clock-names = "apb_pclk";
|
|
|
#dma-cells = <1>;
|
|
|
#dma-channels = <8>;
|
|
@@ -326,6 +339,49 @@
|
|
|
};
|
|
|
};
|
|
|
|
|
|
+ i2s0: i2s@03830000 {
|
|
|
+ compatible = "samsung,exynos5420-i2s";
|
|
|
+ reg = <0x03830000 0x100>;
|
|
|
+ dmas = <&adma 0
|
|
|
+ &adma 2
|
|
|
+ &adma 1>;
|
|
|
+ dma-names = "tx", "rx", "tx-sec";
|
|
|
+ clocks = <&clock_audss EXYNOS_I2S_BUS>,
|
|
|
+ <&clock_audss EXYNOS_I2S_BUS>,
|
|
|
+ <&clock_audss EXYNOS_SCLK_I2S>;
|
|
|
+ clock-names = "iis", "i2s_opclk0", "i2s_opclk1";
|
|
|
+ samsung,idma-addr = <0x03000000>;
|
|
|
+ pinctrl-names = "default";
|
|
|
+ pinctrl-0 = <&i2s0_bus>;
|
|
|
+ status = "disabled";
|
|
|
+ };
|
|
|
+
|
|
|
+ i2s1: i2s@12D60000 {
|
|
|
+ compatible = "samsung,exynos5420-i2s";
|
|
|
+ reg = <0x12D60000 0x100>;
|
|
|
+ dmas = <&pdma1 12
|
|
|
+ &pdma1 11>;
|
|
|
+ dma-names = "tx", "rx";
|
|
|
+ clocks = <&clock CLK_I2S1>, <&clock CLK_SCLK_I2S1>;
|
|
|
+ clock-names = "iis", "i2s_opclk0";
|
|
|
+ pinctrl-names = "default";
|
|
|
+ pinctrl-0 = <&i2s1_bus>;
|
|
|
+ status = "disabled";
|
|
|
+ };
|
|
|
+
|
|
|
+ i2s2: i2s@12D70000 {
|
|
|
+ compatible = "samsung,exynos5420-i2s";
|
|
|
+ reg = <0x12D70000 0x100>;
|
|
|
+ dmas = <&pdma0 12
|
|
|
+ &pdma0 11>;
|
|
|
+ dma-names = "tx", "rx";
|
|
|
+ clocks = <&clock CLK_I2S2>, <&clock CLK_SCLK_I2S2>;
|
|
|
+ clock-names = "iis", "i2s_opclk0";
|
|
|
+ pinctrl-names = "default";
|
|
|
+ pinctrl-0 = <&i2s2_bus>;
|
|
|
+ status = "disabled";
|
|
|
+ };
|
|
|
+
|
|
|
spi_0: spi@12d20000 {
|
|
|
compatible = "samsung,exynos4210-spi";
|
|
|
reg = <0x12d20000 0x100>;
|
|
@@ -337,7 +393,7 @@
|
|
|
#size-cells = <0>;
|
|
|
pinctrl-names = "default";
|
|
|
pinctrl-0 = <&spi0_bus>;
|
|
|
- clocks = <&clock 271>, <&clock 135>;
|
|
|
+ clocks = <&clock CLK_SPI0>, <&clock CLK_SCLK_SPI0>;
|
|
|
clock-names = "spi", "spi_busclk0";
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -353,7 +409,7 @@
|
|
|
#size-cells = <0>;
|
|
|
pinctrl-names = "default";
|
|
|
pinctrl-0 = <&spi1_bus>;
|
|
|
- clocks = <&clock 272>, <&clock 136>;
|
|
|
+ clocks = <&clock CLK_SPI1>, <&clock CLK_SCLK_SPI1>;
|
|
|
clock-names = "spi", "spi_busclk0";
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -369,28 +425,28 @@
|
|
|
#size-cells = <0>;
|
|
|
pinctrl-names = "default";
|
|
|
pinctrl-0 = <&spi2_bus>;
|
|
|
- clocks = <&clock 273>, <&clock 137>;
|
|
|
+ clocks = <&clock CLK_SPI2>, <&clock CLK_SCLK_SPI2>;
|
|
|
clock-names = "spi", "spi_busclk0";
|
|
|
status = "disabled";
|
|
|
};
|
|
|
|
|
|
serial@12C00000 {
|
|
|
- clocks = <&clock 257>, <&clock 128>;
|
|
|
+ clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
|
|
|
clock-names = "uart", "clk_uart_baud0";
|
|
|
};
|
|
|
|
|
|
serial@12C10000 {
|
|
|
- clocks = <&clock 258>, <&clock 129>;
|
|
|
+ clocks = <&clock CLK_UART1>, <&clock CLK_SCLK_UART1>;
|
|
|
clock-names = "uart", "clk_uart_baud0";
|
|
|
};
|
|
|
|
|
|
serial@12C20000 {
|
|
|
- clocks = <&clock 259>, <&clock 130>;
|
|
|
+ clocks = <&clock CLK_UART2>, <&clock CLK_SCLK_UART2>;
|
|
|
clock-names = "uart", "clk_uart_baud0";
|
|
|
};
|
|
|
|
|
|
serial@12C30000 {
|
|
|
- clocks = <&clock 260>, <&clock 131>;
|
|
|
+ clocks = <&clock CLK_UART3>, <&clock CLK_SCLK_UART3>;
|
|
|
clock-names = "uart", "clk_uart_baud0";
|
|
|
};
|
|
|
|
|
@@ -399,7 +455,7 @@
|
|
|
reg = <0x12dd0000 0x100>;
|
|
|
samsung,pwm-outputs = <0>, <1>, <2>, <3>;
|
|
|
#pwm-cells = <3>;
|
|
|
- clocks = <&clock 279>;
|
|
|
+ clocks = <&clock CLK_PWM>;
|
|
|
clock-names = "timers";
|
|
|
};
|
|
|
|
|
@@ -410,7 +466,7 @@
|
|
|
};
|
|
|
|
|
|
dp-controller@145B0000 {
|
|
|
- clocks = <&clock 412>;
|
|
|
+ clocks = <&clock CLK_DP1>;
|
|
|
clock-names = "dp";
|
|
|
phys = <&dp_phy>;
|
|
|
phy-names = "dp";
|
|
@@ -418,7 +474,7 @@
|
|
|
|
|
|
fimd@14400000 {
|
|
|
samsung,power-domain = <&disp_pd>;
|
|
|
- clocks = <&clock 147>, <&clock 421>;
|
|
|
+ clocks = <&clock CLK_SCLK_FIMD1>, <&clock CLK_FIMD1>;
|
|
|
clock-names = "sclk_fimd", "fimd";
|
|
|
};
|
|
|
|
|
@@ -426,7 +482,7 @@
|
|
|
compatible = "samsung,exynos-adc-v2";
|
|
|
reg = <0x12D10000 0x100>, <0x10040720 0x4>;
|
|
|
interrupts = <0 106 0>;
|
|
|
- clocks = <&clock 270>;
|
|
|
+ clocks = <&clock CLK_TSADC>;
|
|
|
clock-names = "adc";
|
|
|
#io-channel-cells = <1>;
|
|
|
io-channel-ranges;
|
|
@@ -439,7 +495,7 @@
|
|
|
interrupts = <0 56 0>;
|
|
|
#address-cells = <1>;
|
|
|
#size-cells = <0>;
|
|
|
- clocks = <&clock 261>;
|
|
|
+ clocks = <&clock CLK_I2C0>;
|
|
|
clock-names = "i2c";
|
|
|
pinctrl-names = "default";
|
|
|
pinctrl-0 = <&i2c0_bus>;
|
|
@@ -452,7 +508,7 @@
|
|
|
interrupts = <0 57 0>;
|
|
|
#address-cells = <1>;
|
|
|
#size-cells = <0>;
|
|
|
- clocks = <&clock 262>;
|
|
|
+ clocks = <&clock CLK_I2C1>;
|
|
|
clock-names = "i2c";
|
|
|
pinctrl-names = "default";
|
|
|
pinctrl-0 = <&i2c1_bus>;
|
|
@@ -465,7 +521,7 @@
|
|
|
interrupts = <0 58 0>;
|
|
|
#address-cells = <1>;
|
|
|
#size-cells = <0>;
|
|
|
- clocks = <&clock 263>;
|
|
|
+ clocks = <&clock CLK_I2C2>;
|
|
|
clock-names = "i2c";
|
|
|
pinctrl-names = "default";
|
|
|
pinctrl-0 = <&i2c2_bus>;
|
|
@@ -478,7 +534,7 @@
|
|
|
interrupts = <0 59 0>;
|
|
|
#address-cells = <1>;
|
|
|
#size-cells = <0>;
|
|
|
- clocks = <&clock 264>;
|
|
|
+ clocks = <&clock CLK_I2C3>;
|
|
|
clock-names = "i2c";
|
|
|
pinctrl-names = "default";
|
|
|
pinctrl-0 = <&i2c3_bus>;
|
|
@@ -493,7 +549,7 @@
|
|
|
#size-cells = <0>;
|
|
|
pinctrl-names = "default";
|
|
|
pinctrl-0 = <&i2c4_hs_bus>;
|
|
|
- clocks = <&clock 265>;
|
|
|
+ clocks = <&clock CLK_I2C4>;
|
|
|
clock-names = "hsi2c";
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -506,7 +562,7 @@
|
|
|
#size-cells = <0>;
|
|
|
pinctrl-names = "default";
|
|
|
pinctrl-0 = <&i2c5_hs_bus>;
|
|
|
- clocks = <&clock 266>;
|
|
|
+ clocks = <&clock CLK_I2C5>;
|
|
|
clock-names = "hsi2c";
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -519,7 +575,7 @@
|
|
|
#size-cells = <0>;
|
|
|
pinctrl-names = "default";
|
|
|
pinctrl-0 = <&i2c6_hs_bus>;
|
|
|
- clocks = <&clock 267>;
|
|
|
+ clocks = <&clock CLK_I2C6>;
|
|
|
clock-names = "hsi2c";
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -532,7 +588,7 @@
|
|
|
#size-cells = <0>;
|
|
|
pinctrl-names = "default";
|
|
|
pinctrl-0 = <&i2c7_hs_bus>;
|
|
|
- clocks = <&clock 268>;
|
|
|
+ clocks = <&clock CLK_I2C7>;
|
|
|
clock-names = "hsi2c";
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -545,7 +601,7 @@
|
|
|
#size-cells = <0>;
|
|
|
pinctrl-names = "default";
|
|
|
pinctrl-0 = <&i2c8_hs_bus>;
|
|
|
- clocks = <&clock 281>;
|
|
|
+ clocks = <&clock CLK_I2C8>;
|
|
|
clock-names = "hsi2c";
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -558,7 +614,7 @@
|
|
|
#size-cells = <0>;
|
|
|
pinctrl-names = "default";
|
|
|
pinctrl-0 = <&i2c9_hs_bus>;
|
|
|
- clocks = <&clock 282>;
|
|
|
+ clocks = <&clock CLK_I2C9>;
|
|
|
clock-names = "hsi2c";
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -571,7 +627,7 @@
|
|
|
#size-cells = <0>;
|
|
|
pinctrl-names = "default";
|
|
|
pinctrl-0 = <&i2c10_hs_bus>;
|
|
|
- clocks = <&clock 283>;
|
|
|
+ clocks = <&clock CLK_I2C10>;
|
|
|
clock-names = "hsi2c";
|
|
|
status = "disabled";
|
|
|
};
|
|
@@ -580,8 +636,9 @@
|
|
|
compatible = "samsung,exynos4212-hdmi";
|
|
|
reg = <0x14530000 0x70000>;
|
|
|
interrupts = <0 95 0>;
|
|
|
- clocks = <&clock 413>, <&clock 143>, <&clock 768>,
|
|
|
- <&clock 158>, <&clock 640>;
|
|
|
+ clocks = <&clock CLK_HDMI>, <&clock CLK_SCLK_HDMI>,
|
|
|
+ <&clock CLK_DOUT_PIXEL>, <&clock CLK_SCLK_HDMIPHY>,
|
|
|
+ <&clock CLK_MOUT_HDMI>;
|
|
|
clock-names = "hdmi", "sclk_hdmi", "sclk_pixel",
|
|
|
"sclk_hdmiphy", "mout_hdmi";
|
|
|
status = "disabled";
|
|
@@ -591,7 +648,7 @@
|
|
|
compatible = "samsung,exynos5420-mixer";
|
|
|
reg = <0x14450000 0x10000>;
|
|
|
interrupts = <0 94 0>;
|
|
|
- clocks = <&clock 431>, <&clock 143>;
|
|
|
+ clocks = <&clock CLK_MIXER>, <&clock CLK_SCLK_HDMI>;
|
|
|
clock-names = "mixer", "sclk_hdmi";
|
|
|
};
|
|
|
|
|
@@ -599,7 +656,7 @@
|
|
|
compatible = "samsung,exynos5-gsc";
|
|
|
reg = <0x13e00000 0x1000>;
|
|
|
interrupts = <0 85 0>;
|
|
|
- clocks = <&clock 465>;
|
|
|
+ clocks = <&clock CLK_GSCL0>;
|
|
|
clock-names = "gscl";
|
|
|
samsung,power-domain = <&gsc_pd>;
|
|
|
};
|
|
@@ -608,16 +665,21 @@
|
|
|
compatible = "samsung,exynos5-gsc";
|
|
|
reg = <0x13e10000 0x1000>;
|
|
|
interrupts = <0 86 0>;
|
|
|
- clocks = <&clock 466>;
|
|
|
+ clocks = <&clock CLK_GSCL1>;
|
|
|
clock-names = "gscl";
|
|
|
samsung,power-domain = <&gsc_pd>;
|
|
|
};
|
|
|
|
|
|
+ pmu_system_controller: system-controller@10040000 {
|
|
|
+ compatible = "samsung,exynos5420-pmu", "syscon";
|
|
|
+ reg = <0x10040000 0x5000>;
|
|
|
+ };
|
|
|
+
|
|
|
tmu_cpu0: tmu@10060000 {
|
|
|
compatible = "samsung,exynos5420-tmu";
|
|
|
reg = <0x10060000 0x100>;
|
|
|
interrupts = <0 65 0>;
|
|
|
- clocks = <&clock 318>;
|
|
|
+ clocks = <&clock CLK_TMU>;
|
|
|
clock-names = "tmu_apbif";
|
|
|
};
|
|
|
|
|
@@ -625,7 +687,7 @@
|
|
|
compatible = "samsung,exynos5420-tmu";
|
|
|
reg = <0x10064000 0x100>;
|
|
|
interrupts = <0 183 0>;
|
|
|
- clocks = <&clock 318>;
|
|
|
+ clocks = <&clock CLK_TMU>;
|
|
|
clock-names = "tmu_apbif";
|
|
|
};
|
|
|
|
|
@@ -633,7 +695,7 @@
|
|
|
compatible = "samsung,exynos5420-tmu-ext-triminfo";
|
|
|
reg = <0x10068000 0x100>, <0x1006c000 0x4>;
|
|
|
interrupts = <0 184 0>;
|
|
|
- clocks = <&clock 318>, <&clock 318>;
|
|
|
+ clocks = <&clock CLK_TMU>, <&clock CLK_TMU>;
|
|
|
clock-names = "tmu_apbif", "tmu_triminfo_apbif";
|
|
|
};
|
|
|
|
|
@@ -641,7 +703,7 @@
|
|
|
compatible = "samsung,exynos5420-tmu-ext-triminfo";
|
|
|
reg = <0x1006c000 0x100>, <0x100a0000 0x4>;
|
|
|
interrupts = <0 185 0>;
|
|
|
- clocks = <&clock 318>, <&clock 319>;
|
|
|
+ clocks = <&clock CLK_TMU>, <&clock CLK_TMU_GPU>;
|
|
|
clock-names = "tmu_apbif", "tmu_triminfo_apbif";
|
|
|
};
|
|
|
|
|
@@ -649,7 +711,16 @@
|
|
|
compatible = "samsung,exynos5420-tmu-ext-triminfo";
|
|
|
reg = <0x100a0000 0x100>, <0x10068000 0x4>;
|
|
|
interrupts = <0 215 0>;
|
|
|
- clocks = <&clock 319>, <&clock 318>;
|
|
|
+ clocks = <&clock CLK_TMU_GPU>, <&clock CLK_TMU>;
|
|
|
clock-names = "tmu_apbif", "tmu_triminfo_apbif";
|
|
|
};
|
|
|
+
|
|
|
+ watchdog@101D0000 {
|
|
|
+ compatible = "samsung,exynos5420-wdt";
|
|
|
+ reg = <0x101D0000 0x100>;
|
|
|
+ interrupts = <0 42 0>;
|
|
|
+ clocks = <&clock CLK_WDT>;
|
|
|
+ clock-names = "watchdog";
|
|
|
+ samsung,syscon-phandle = <&pmu_system_controller>;
|
|
|
+ };
|
|
|
};
|