|
@@ -68,6 +68,7 @@
|
|
|
device_type = "cpu";
|
|
|
reg = <0x0>;
|
|
|
enable-method = "psci";
|
|
|
+ next-level-cache = <&l2>;
|
|
|
cpu-idle-states = <&CPU_SLEEP_0>;
|
|
|
};
|
|
|
|
|
@@ -76,6 +77,7 @@
|
|
|
device_type = "cpu";
|
|
|
reg = <0x1>;
|
|
|
enable-method = "psci";
|
|
|
+ next-level-cache = <&l2>;
|
|
|
cpu-idle-states = <&CPU_SLEEP_0>;
|
|
|
};
|
|
|
|
|
@@ -84,6 +86,7 @@
|
|
|
device_type = "cpu";
|
|
|
reg = <0x2>;
|
|
|
enable-method = "psci";
|
|
|
+ next-level-cache = <&l2>;
|
|
|
cpu-idle-states = <&CPU_SLEEP_0>;
|
|
|
};
|
|
|
|
|
@@ -92,9 +95,14 @@
|
|
|
device_type = "cpu";
|
|
|
reg = <0x3>;
|
|
|
enable-method = "psci";
|
|
|
+ next-level-cache = <&l2>;
|
|
|
cpu-idle-states = <&CPU_SLEEP_0>;
|
|
|
};
|
|
|
|
|
|
+ l2: cache {
|
|
|
+ compatible = "cache";
|
|
|
+ };
|
|
|
+
|
|
|
idle-states {
|
|
|
entry-method = "psci";
|
|
|
CPU_SLEEP_0: cpu-sleep-0 {
|
|
@@ -115,7 +123,7 @@
|
|
|
};
|
|
|
|
|
|
pmu {
|
|
|
- compatible = "arm,armv8-pmuv3";
|
|
|
+ compatible = "arm,cortex-a53-pmu", "arm,armv8-pmuv3";
|
|
|
interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
<GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
<GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>,
|
|
@@ -279,7 +287,6 @@
|
|
|
reg = <0x4000 0x100>;
|
|
|
clocks = <&osc>;
|
|
|
interrupts = <1>;
|
|
|
- status = "disabled";
|
|
|
};
|
|
|
|
|
|
wdt2: watchdog@5000 {
|
|
@@ -287,7 +294,6 @@
|
|
|
reg = <0x5000 0x100>;
|
|
|
clocks = <&osc>;
|
|
|
interrupts = <2>;
|
|
|
- status = "disabled";
|
|
|
};
|
|
|
|
|
|
sm_gpio0: gpio@8000 {
|