|
@@ -327,6 +327,27 @@
|
|
|
interrupt-controller;
|
|
|
#interrupt-cells = <3>;
|
|
|
|
|
|
+ i2c0_pins: i2c0 {
|
|
|
+ allwinner,pins = "PA11", "PA12";
|
|
|
+ allwinner,function = "i2c0";
|
|
|
+ allwinner,drive = <SUN4I_PINCTRL_10_MA>;
|
|
|
+ allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
|
|
|
+ };
|
|
|
+
|
|
|
+ i2c1_pins: i2c1 {
|
|
|
+ allwinner,pins = "PA18", "PA19";
|
|
|
+ allwinner,function = "i2c1";
|
|
|
+ allwinner,drive = <SUN4I_PINCTRL_10_MA>;
|
|
|
+ allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
|
|
|
+ };
|
|
|
+
|
|
|
+ i2c2_pins: i2c2 {
|
|
|
+ allwinner,pins = "PE12", "PE13";
|
|
|
+ allwinner,function = "i2c2";
|
|
|
+ allwinner,drive = <SUN4I_PINCTRL_10_MA>;
|
|
|
+ allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
|
|
|
+ };
|
|
|
+
|
|
|
mmc0_pins_a: mmc0@0 {
|
|
|
allwinner,pins = "PF0", "PF1", "PF2", "PF3",
|
|
|
"PF4", "PF5";
|
|
@@ -367,12 +388,33 @@
|
|
|
allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
|
|
|
};
|
|
|
|
|
|
- uart1_pins_a: uart1@0 {
|
|
|
- allwinner,pins = "PG6", "PG7", "PG8", "PG9";
|
|
|
+ uart1_pins: uart1 {
|
|
|
+ allwinner,pins = "PG6", "PG7";
|
|
|
+ allwinner,function = "uart1";
|
|
|
+ allwinner,drive = <SUN4I_PINCTRL_10_MA>;
|
|
|
+ allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
|
|
|
+ };
|
|
|
+
|
|
|
+ uart1_rts_cts_pins: uart1_rts_cts {
|
|
|
+ allwinner,pins = "PG8", "PG9";
|
|
|
allwinner,function = "uart1";
|
|
|
allwinner,drive = <SUN4I_PINCTRL_10_MA>;
|
|
|
allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
|
|
|
};
|
|
|
+
|
|
|
+ uart2_pins: uart2 {
|
|
|
+ allwinner,pins = "PA0", "PA1";
|
|
|
+ allwinner,function = "uart2";
|
|
|
+ allwinner,drive = <SUN4I_PINCTRL_10_MA>;
|
|
|
+ allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
|
|
|
+ };
|
|
|
+
|
|
|
+ uart3_pins: uart3 {
|
|
|
+ allwinner,pins = "PG13", "PG14";
|
|
|
+ allwinner,function = "uart3";
|
|
|
+ allwinner,drive = <SUN4I_PINCTRL_10_MA>;
|
|
|
+ allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
|
|
|
+ };
|
|
|
};
|
|
|
|
|
|
timer@01c20c00 {
|
|
@@ -449,6 +491,45 @@
|
|
|
status = "disabled";
|
|
|
};
|
|
|
|
|
|
+ i2c0: i2c@01c2ac00 {
|
|
|
+ compatible = "allwinner,sun6i-a31-i2c";
|
|
|
+ reg = <0x01c2ac00 0x400>;
|
|
|
+ interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
+ clocks = <&ccu CLK_BUS_I2C0>;
|
|
|
+ resets = <&ccu RST_BUS_I2C0>;
|
|
|
+ pinctrl-names = "default";
|
|
|
+ pinctrl-0 = <&i2c0_pins>;
|
|
|
+ status = "disabled";
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <0>;
|
|
|
+ };
|
|
|
+
|
|
|
+ i2c1: i2c@01c2b000 {
|
|
|
+ compatible = "allwinner,sun6i-a31-i2c";
|
|
|
+ reg = <0x01c2b000 0x400>;
|
|
|
+ interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
+ clocks = <&ccu CLK_BUS_I2C1>;
|
|
|
+ resets = <&ccu RST_BUS_I2C1>;
|
|
|
+ pinctrl-names = "default";
|
|
|
+ pinctrl-0 = <&i2c1_pins>;
|
|
|
+ status = "disabled";
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <0>;
|
|
|
+ };
|
|
|
+
|
|
|
+ i2c2: i2c@01c2b400 {
|
|
|
+ compatible = "allwinner,sun6i-a31-i2c";
|
|
|
+ reg = <0x01c2b000 0x400>;
|
|
|
+ interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
+ clocks = <&ccu CLK_BUS_I2C2>;
|
|
|
+ resets = <&ccu RST_BUS_I2C2>;
|
|
|
+ pinctrl-names = "default";
|
|
|
+ pinctrl-0 = <&i2c2_pins>;
|
|
|
+ status = "disabled";
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <0>;
|
|
|
+ };
|
|
|
+
|
|
|
gic: interrupt-controller@01c81000 {
|
|
|
compatible = "arm,cortex-a7-gic", "arm,cortex-a15-gic";
|
|
|
reg = <0x01c81000 0x1000>,
|