| .. |
|
Kbuild
|
66eb957df4
riscv: Delete asm/compat.h
|
7 years ago |
|
asm-offsets.h
|
7db91e57a0
RISC-V: Task implementation
|
8 years ago |
|
asm-prototypes.h
|
57a489786d
RISC-V: include linux/ftrace.h in asm-prototypes.h
|
7 years ago |
|
asm.h
|
5e6f82b0fe
RISC-V: use RISCV_{INT,SHORT} instead of {INT,SHORT} for asm macros
|
8 years ago |
|
atomic.h
|
fd2efaa4eb
locking/atomics: Rework ordering barriers
|
7 years ago |
|
barrier.h
|
8d235b174a
riscv/barrier: Define __smp_{store_release,load_acquire}
|
7 years ago |
|
bitops.h
|
9347ce54cd
RISC-V: __test_and_op_bit_ord should be strongly ordered
|
8 years ago |
|
bug.h
|
5e6f82b0fe
RISC-V: use RISCV_{INT,SHORT} instead of {INT,SHORT} for asm macros
|
8 years ago |
|
cache.h
|
76d2a0493a
RISC-V: Init and Halt Code
|
8 years ago |
|
cacheflush.h
|
2861ae302f
riscv: use NULL instead of a plain 0
|
7 years ago |
|
cmpxchg.h
|
5ce6c1f353
riscv/atomic: Strengthen implementations with fences
|
7 years ago |
|
csr.h
|
bec2e6ac35
RISC-V: add a definition for the SIE SEIE bit
|
7 years ago |
|
current.h
|
7db91e57a0
RISC-V: Task implementation
|
8 years ago |
|
delay.h
|
6d60b6ee0c
RISC-V: Device, timer, IRQs, and the SBI
|
8 years ago |
|
dma-mapping.h
|
10314e09d0
riscv: add swiotlb support
|
7 years ago |
|
elf.h
|
2129a235c0
RISC-V: ELF and module implementation
|
8 years ago |
|
fence.h
|
0123f4d76c
riscv/spinlock: Strengthen implementations with fences
|
7 years ago |
|
ftrace.h
|
aea4c671fb
riscv/ftrace: Add DYNAMIC_FTRACE_WITH_REGS support
|
7 years ago |
|
hwcap.h
|
2129a235c0
RISC-V: ELF and module implementation
|
8 years ago |
|
io.h
|
c163fb38ca
riscv: remove CONFIG_MMU ifdefs
|
8 years ago |
|
irq.h
|
4b40e9ddc8
RISC-V: remove INTERRUPT_CAUSE_* defines from asm/irq.h
|
7 years ago |
|
irqflags.h
|
1125203c13
riscv: rename SR_* constants to match the spec
|
8 years ago |
|
kprobes.h
|
7db91e57a0
RISC-V: Task implementation
|
8 years ago |
|
linkage.h
|
5d8544e2d0
RISC-V: Generic library routines and assembly
|
8 years ago |
|
mmu.h
|
08f051eda3
RISC-V: Flush I$ when making a dirty page executable
|
8 years ago |
|
mmu_context.h
|
4889dec6c8
riscv: inline set_pgdir into its only caller
|
7 years ago |
|
module.h
|
d69eb98a86
riscv: fix warning in arch/riscv/include/asm/module.h
|
7 years ago |
|
page.h
|
07037db5d4
RISC-V: Paging and MMU
|
8 years ago |
|
pci.h
|
325ef1857f
PCI: remove PCI_DMA_BUS_IS_PHYS
|
7 years ago |
|
perf_event.h
|
4c42ae4f6a
RISC-V: Fix !CONFIG_SMP compilation error
|
7 years ago |
|
pgalloc.h
|
07037db5d4
RISC-V: Paging and MMU
|
8 years ago |
|
pgtable-32.h
|
07037db5d4
RISC-V: Paging and MMU
|
8 years ago |
|
pgtable-64.h
|
07037db5d4
RISC-V: Paging and MMU
|
8 years ago |
|
pgtable-bits.h
|
2ab1483852
riscv: Add pte bit to distinguish swap from invalid
|
6 years ago |
|
pgtable.h
|
2ab1483852
riscv: Add pte bit to distinguish swap from invalid
|
6 years ago |
|
processor.h
|
dc04a00b3c
riscv: Adjust mmap base address at a third of task size
|
6 years ago |
|
ptrace.h
|
1125203c13
riscv: rename SR_* constants to match the spec
|
8 years ago |
|
sbi.h
|
6d60b6ee0c
RISC-V: Device, timer, IRQs, and the SBI
|
8 years ago |
|
smp.h
|
62b0194368
clocksource: new RISC-V SBI timer driver
|
7 years ago |
|
spinlock.h
|
0123f4d76c
riscv/spinlock: Strengthen implementations with fences
|
7 years ago |
|
spinlock_types.h
|
fab957c11e
RISC-V: Atomic and Locking Code
|
8 years ago |
|
string.h
|
5d8544e2d0
RISC-V: Generic library routines and assembly
|
8 years ago |
|
switch_to.h
|
28fd9b37b6
riscv: Make __fstate_clean() work correctly.
|
6 years ago |
|
syscall.h
|
7af20b60f6
riscv: Fix syscall_get_arguments() and syscall_set_arguments()
|
6 years ago |
|
thread_info.h
|
0500871f21
Construct init thread stack in the linker script rather than by union
|
8 years ago |
|
timex.h
|
4a41d5dbb0
RISC-V: Use define for get_cycles like other architectures
|
8 years ago |
|
tlb.h
|
0ce5671c44
riscv: tlb: Provide definition of tlb_flush() before including tlb.h
|
7 years ago |
|
tlbflush.h
|
2861ae302f
riscv: use NULL instead of a plain 0
|
7 years ago |
|
uaccess.h
|
bc03109582
riscv: fix accessing 8-byte variable from RV32
|
6 years ago |
|
unistd.h
|
e45c7aca49
RISC-V: Don't use a global include guard for uapi/asm/syscalls.h
|
7 years ago |
|
vdso.h
|
7847e7052f
RISC-V: Define sys_riscv_flush_icache when SMP=n
|
7 years ago |
|
word-at-a-time.h
|
5d8544e2d0
RISC-V: Generic library routines and assembly
|
8 years ago |
Vincent Chen
28fd9b37b6
riscv: Make __fstate_clean() work correctly.