tpm_crb.c 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732
  1. /*
  2. * Copyright (C) 2014 Intel Corporation
  3. *
  4. * Authors:
  5. * Jarkko Sakkinen <jarkko.sakkinen@linux.intel.com>
  6. *
  7. * Maintained by: <tpmdd-devel@lists.sourceforge.net>
  8. *
  9. * This device driver implements the TPM interface as defined in
  10. * the TCG CRB 2.0 TPM specification.
  11. *
  12. * This program is free software; you can redistribute it and/or
  13. * modify it under the terms of the GNU General Public License
  14. * as published by the Free Software Foundation; version 2
  15. * of the License.
  16. */
  17. #include <linux/acpi.h>
  18. #include <linux/highmem.h>
  19. #include <linux/rculist.h>
  20. #include <linux/module.h>
  21. #include <linux/pm_runtime.h>
  22. #ifdef CONFIG_ARM64
  23. #include <linux/arm-smccc.h>
  24. #endif
  25. #include "tpm.h"
  26. #define ACPI_SIG_TPM2 "TPM2"
  27. static const guid_t crb_acpi_start_guid =
  28. GUID_INIT(0x6BBF6CAB, 0x5463, 0x4714,
  29. 0xB7, 0xCD, 0xF0, 0x20, 0x3C, 0x03, 0x68, 0xD4);
  30. enum crb_defaults {
  31. CRB_ACPI_START_REVISION_ID = 1,
  32. CRB_ACPI_START_INDEX = 1,
  33. };
  34. enum crb_loc_ctrl {
  35. CRB_LOC_CTRL_REQUEST_ACCESS = BIT(0),
  36. CRB_LOC_CTRL_RELINQUISH = BIT(1),
  37. };
  38. enum crb_loc_state {
  39. CRB_LOC_STATE_LOC_ASSIGNED = BIT(1),
  40. CRB_LOC_STATE_TPM_REG_VALID_STS = BIT(7),
  41. };
  42. enum crb_ctrl_req {
  43. CRB_CTRL_REQ_CMD_READY = BIT(0),
  44. CRB_CTRL_REQ_GO_IDLE = BIT(1),
  45. };
  46. enum crb_ctrl_sts {
  47. CRB_CTRL_STS_ERROR = BIT(0),
  48. CRB_CTRL_STS_TPM_IDLE = BIT(1),
  49. };
  50. enum crb_start {
  51. CRB_START_INVOKE = BIT(0),
  52. };
  53. enum crb_cancel {
  54. CRB_CANCEL_INVOKE = BIT(0),
  55. };
  56. struct crb_regs_head {
  57. u32 loc_state;
  58. u32 reserved1;
  59. u32 loc_ctrl;
  60. u32 loc_sts;
  61. u8 reserved2[32];
  62. u64 intf_id;
  63. u64 ctrl_ext;
  64. } __packed;
  65. struct crb_regs_tail {
  66. u32 ctrl_req;
  67. u32 ctrl_sts;
  68. u32 ctrl_cancel;
  69. u32 ctrl_start;
  70. u32 ctrl_int_enable;
  71. u32 ctrl_int_sts;
  72. u32 ctrl_cmd_size;
  73. u32 ctrl_cmd_pa_low;
  74. u32 ctrl_cmd_pa_high;
  75. u32 ctrl_rsp_size;
  76. u64 ctrl_rsp_pa;
  77. } __packed;
  78. enum crb_status {
  79. CRB_DRV_STS_COMPLETE = BIT(0),
  80. };
  81. struct crb_priv {
  82. u32 sm;
  83. const char *hid;
  84. void __iomem *iobase;
  85. struct crb_regs_head __iomem *regs_h;
  86. struct crb_regs_tail __iomem *regs_t;
  87. u8 __iomem *cmd;
  88. u8 __iomem *rsp;
  89. u32 cmd_size;
  90. u32 smc_func_id;
  91. };
  92. struct tpm2_crb_smc {
  93. u32 interrupt;
  94. u8 interrupt_flags;
  95. u8 op_flags;
  96. u16 reserved2;
  97. u32 smc_func_id;
  98. };
  99. static bool crb_wait_for_reg_32(u32 __iomem *reg, u32 mask, u32 value,
  100. unsigned long timeout)
  101. {
  102. ktime_t start;
  103. ktime_t stop;
  104. start = ktime_get();
  105. stop = ktime_add(start, ms_to_ktime(timeout));
  106. do {
  107. if ((ioread32(reg) & mask) == value)
  108. return true;
  109. usleep_range(50, 100);
  110. } while (ktime_before(ktime_get(), stop));
  111. return ((ioread32(reg) & mask) == value);
  112. }
  113. /**
  114. * crb_go_idle - request tpm crb device to go the idle state
  115. *
  116. * @dev: crb device
  117. * @priv: crb private data
  118. *
  119. * Write CRB_CTRL_REQ_GO_IDLE to TPM_CRB_CTRL_REQ
  120. * The device should respond within TIMEOUT_C by clearing the bit.
  121. * Anyhow, we do not wait here as a consequent CMD_READY request
  122. * will be handled correctly even if idle was not completed.
  123. *
  124. * The function does nothing for devices with ACPI-start method
  125. * or SMC-start method.
  126. *
  127. * Return: 0 always
  128. */
  129. static int crb_go_idle(struct device *dev, struct crb_priv *priv)
  130. {
  131. if ((priv->sm == ACPI_TPM2_START_METHOD) ||
  132. (priv->sm == ACPI_TPM2_COMMAND_BUFFER_WITH_START_METHOD) ||
  133. (priv->sm == ACPI_TPM2_COMMAND_BUFFER_WITH_ARM_SMC))
  134. return 0;
  135. iowrite32(CRB_CTRL_REQ_GO_IDLE, &priv->regs_t->ctrl_req);
  136. if (!crb_wait_for_reg_32(&priv->regs_t->ctrl_req,
  137. CRB_CTRL_REQ_GO_IDLE/* mask */,
  138. 0, /* value */
  139. TPM2_TIMEOUT_C)) {
  140. dev_warn(dev, "goIdle timed out\n");
  141. return -ETIME;
  142. }
  143. return 0;
  144. }
  145. /**
  146. * crb_cmd_ready - request tpm crb device to enter ready state
  147. *
  148. * @dev: crb device
  149. * @priv: crb private data
  150. *
  151. * Write CRB_CTRL_REQ_CMD_READY to TPM_CRB_CTRL_REQ
  152. * and poll till the device acknowledge it by clearing the bit.
  153. * The device should respond within TIMEOUT_C.
  154. *
  155. * The function does nothing for devices with ACPI-start method
  156. * or SMC-start method.
  157. *
  158. * Return: 0 on success -ETIME on timeout;
  159. */
  160. static int crb_cmd_ready(struct device *dev, struct crb_priv *priv)
  161. {
  162. if ((priv->sm == ACPI_TPM2_START_METHOD) ||
  163. (priv->sm == ACPI_TPM2_COMMAND_BUFFER_WITH_START_METHOD) ||
  164. (priv->sm == ACPI_TPM2_COMMAND_BUFFER_WITH_ARM_SMC))
  165. return 0;
  166. iowrite32(CRB_CTRL_REQ_CMD_READY, &priv->regs_t->ctrl_req);
  167. if (!crb_wait_for_reg_32(&priv->regs_t->ctrl_req,
  168. CRB_CTRL_REQ_CMD_READY /* mask */,
  169. 0, /* value */
  170. TPM2_TIMEOUT_C)) {
  171. dev_warn(dev, "cmdReady timed out\n");
  172. return -ETIME;
  173. }
  174. return 0;
  175. }
  176. static int __crb_request_locality(struct device *dev,
  177. struct crb_priv *priv, int loc)
  178. {
  179. u32 value = CRB_LOC_STATE_LOC_ASSIGNED |
  180. CRB_LOC_STATE_TPM_REG_VALID_STS;
  181. if (!priv->regs_h)
  182. return 0;
  183. iowrite32(CRB_LOC_CTRL_REQUEST_ACCESS, &priv->regs_h->loc_ctrl);
  184. if (!crb_wait_for_reg_32(&priv->regs_h->loc_state, value, value,
  185. TPM2_TIMEOUT_C)) {
  186. dev_warn(dev, "TPM_LOC_STATE_x.requestAccess timed out\n");
  187. return -ETIME;
  188. }
  189. return 0;
  190. }
  191. static int crb_request_locality(struct tpm_chip *chip, int loc)
  192. {
  193. struct crb_priv *priv = dev_get_drvdata(&chip->dev);
  194. return __crb_request_locality(&chip->dev, priv, loc);
  195. }
  196. static int __crb_relinquish_locality(struct device *dev,
  197. struct crb_priv *priv, int loc)
  198. {
  199. u32 mask = CRB_LOC_STATE_LOC_ASSIGNED |
  200. CRB_LOC_STATE_TPM_REG_VALID_STS;
  201. u32 value = CRB_LOC_STATE_TPM_REG_VALID_STS;
  202. if (!priv->regs_h)
  203. return 0;
  204. iowrite32(CRB_LOC_CTRL_RELINQUISH, &priv->regs_h->loc_ctrl);
  205. if (!crb_wait_for_reg_32(&priv->regs_h->loc_state, mask, value,
  206. TPM2_TIMEOUT_C)) {
  207. dev_warn(dev, "TPM_LOC_STATE_x.requestAccess timed out\n");
  208. return -ETIME;
  209. }
  210. return 0;
  211. }
  212. static int crb_relinquish_locality(struct tpm_chip *chip, int loc)
  213. {
  214. struct crb_priv *priv = dev_get_drvdata(&chip->dev);
  215. return __crb_relinquish_locality(&chip->dev, priv, loc);
  216. }
  217. static u8 crb_status(struct tpm_chip *chip)
  218. {
  219. struct crb_priv *priv = dev_get_drvdata(&chip->dev);
  220. u8 sts = 0;
  221. if ((ioread32(&priv->regs_t->ctrl_start) & CRB_START_INVOKE) !=
  222. CRB_START_INVOKE)
  223. sts |= CRB_DRV_STS_COMPLETE;
  224. return sts;
  225. }
  226. static int crb_recv(struct tpm_chip *chip, u8 *buf, size_t count)
  227. {
  228. struct crb_priv *priv = dev_get_drvdata(&chip->dev);
  229. unsigned int expected;
  230. /* sanity check */
  231. if (count < 6)
  232. return -EIO;
  233. if (ioread32(&priv->regs_t->ctrl_sts) & CRB_CTRL_STS_ERROR)
  234. return -EIO;
  235. memcpy_fromio(buf, priv->rsp, 6);
  236. expected = be32_to_cpup((__be32 *) &buf[2]);
  237. if (expected > count || expected < 6)
  238. return -EIO;
  239. memcpy_fromio(&buf[6], &priv->rsp[6], expected - 6);
  240. return expected;
  241. }
  242. static int crb_do_acpi_start(struct tpm_chip *chip)
  243. {
  244. union acpi_object *obj;
  245. int rc;
  246. obj = acpi_evaluate_dsm(chip->acpi_dev_handle,
  247. &crb_acpi_start_guid,
  248. CRB_ACPI_START_REVISION_ID,
  249. CRB_ACPI_START_INDEX,
  250. NULL);
  251. if (!obj)
  252. return -ENXIO;
  253. rc = obj->integer.value == 0 ? 0 : -ENXIO;
  254. ACPI_FREE(obj);
  255. return rc;
  256. }
  257. #ifdef CONFIG_ARM64
  258. /*
  259. * This is a TPM Command Response Buffer start method that invokes a
  260. * Secure Monitor Call to requrest the firmware to execute or cancel
  261. * a TPM 2.0 command.
  262. */
  263. static int tpm_crb_smc_start(struct device *dev, unsigned long func_id)
  264. {
  265. struct arm_smccc_res res;
  266. arm_smccc_smc(func_id, 0, 0, 0, 0, 0, 0, 0, &res);
  267. if (res.a0 != 0) {
  268. dev_err(dev,
  269. FW_BUG "tpm_crb_smc_start() returns res.a0 = 0x%lx\n",
  270. res.a0);
  271. return -EIO;
  272. }
  273. return 0;
  274. }
  275. #else
  276. static int tpm_crb_smc_start(struct device *dev, unsigned long func_id)
  277. {
  278. dev_err(dev, FW_BUG "tpm_crb: incorrect start method\n");
  279. return -EINVAL;
  280. }
  281. #endif
  282. static int crb_send(struct tpm_chip *chip, u8 *buf, size_t len)
  283. {
  284. struct crb_priv *priv = dev_get_drvdata(&chip->dev);
  285. int rc = 0;
  286. /* Zero the cancel register so that the next command will not get
  287. * canceled.
  288. */
  289. iowrite32(0, &priv->regs_t->ctrl_cancel);
  290. if (len > priv->cmd_size) {
  291. dev_err(&chip->dev, "invalid command count value %zd %d\n",
  292. len, priv->cmd_size);
  293. return -E2BIG;
  294. }
  295. memcpy_toio(priv->cmd, buf, len);
  296. /* Make sure that cmd is populated before issuing start. */
  297. wmb();
  298. /* The reason for the extra quirk is that the PTT in 4th Gen Core CPUs
  299. * report only ACPI start but in practice seems to require both
  300. * CRB start, hence invoking CRB start method if hid == MSFT0101.
  301. */
  302. if ((priv->sm == ACPI_TPM2_COMMAND_BUFFER) ||
  303. (priv->sm == ACPI_TPM2_MEMORY_MAPPED) ||
  304. (!strcmp(priv->hid, "MSFT0101")))
  305. iowrite32(CRB_START_INVOKE, &priv->regs_t->ctrl_start);
  306. if ((priv->sm == ACPI_TPM2_START_METHOD) ||
  307. (priv->sm == ACPI_TPM2_COMMAND_BUFFER_WITH_START_METHOD))
  308. rc = crb_do_acpi_start(chip);
  309. if (priv->sm == ACPI_TPM2_COMMAND_BUFFER_WITH_ARM_SMC) {
  310. iowrite32(CRB_START_INVOKE, &priv->regs_t->ctrl_start);
  311. rc = tpm_crb_smc_start(&chip->dev, priv->smc_func_id);
  312. }
  313. return rc;
  314. }
  315. static void crb_cancel(struct tpm_chip *chip)
  316. {
  317. struct crb_priv *priv = dev_get_drvdata(&chip->dev);
  318. iowrite32(CRB_CANCEL_INVOKE, &priv->regs_t->ctrl_cancel);
  319. if (((priv->sm == ACPI_TPM2_START_METHOD) ||
  320. (priv->sm == ACPI_TPM2_COMMAND_BUFFER_WITH_START_METHOD)) &&
  321. crb_do_acpi_start(chip))
  322. dev_err(&chip->dev, "ACPI Start failed\n");
  323. }
  324. static bool crb_req_canceled(struct tpm_chip *chip, u8 status)
  325. {
  326. struct crb_priv *priv = dev_get_drvdata(&chip->dev);
  327. u32 cancel = ioread32(&priv->regs_t->ctrl_cancel);
  328. return (cancel & CRB_CANCEL_INVOKE) == CRB_CANCEL_INVOKE;
  329. }
  330. static const struct tpm_class_ops tpm_crb = {
  331. .flags = TPM_OPS_AUTO_STARTUP,
  332. .status = crb_status,
  333. .recv = crb_recv,
  334. .send = crb_send,
  335. .cancel = crb_cancel,
  336. .req_canceled = crb_req_canceled,
  337. .request_locality = crb_request_locality,
  338. .relinquish_locality = crb_relinquish_locality,
  339. .req_complete_mask = CRB_DRV_STS_COMPLETE,
  340. .req_complete_val = CRB_DRV_STS_COMPLETE,
  341. };
  342. static int crb_check_resource(struct acpi_resource *ares, void *data)
  343. {
  344. struct resource *io_res = data;
  345. struct resource_win win;
  346. struct resource *res = &(win.res);
  347. if (acpi_dev_resource_memory(ares, res) ||
  348. acpi_dev_resource_address_space(ares, &win)) {
  349. *io_res = *res;
  350. io_res->name = NULL;
  351. }
  352. return 1;
  353. }
  354. static void __iomem *crb_map_res(struct device *dev, struct crb_priv *priv,
  355. struct resource *io_res, u64 start, u32 size)
  356. {
  357. struct resource new_res = {
  358. .start = start,
  359. .end = start + size - 1,
  360. .flags = IORESOURCE_MEM,
  361. };
  362. /* Detect a 64 bit address on a 32 bit system */
  363. if (start != new_res.start)
  364. return (void __iomem *) ERR_PTR(-EINVAL);
  365. if (!resource_contains(io_res, &new_res))
  366. return devm_ioremap_resource(dev, &new_res);
  367. return priv->iobase + (new_res.start - io_res->start);
  368. }
  369. /*
  370. * Work around broken BIOSs that return inconsistent values from the ACPI
  371. * region vs the registers. Trust the ACPI region. Such broken systems
  372. * probably cannot send large TPM commands since the buffer will be truncated.
  373. */
  374. static u64 crb_fixup_cmd_size(struct device *dev, struct resource *io_res,
  375. u64 start, u64 size)
  376. {
  377. if (io_res->start > start || io_res->end < start)
  378. return size;
  379. if (start + size - 1 <= io_res->end)
  380. return size;
  381. dev_err(dev,
  382. FW_BUG "ACPI region does not cover the entire command/response buffer. %pr vs %llx %llx\n",
  383. io_res, start, size);
  384. return io_res->end - start + 1;
  385. }
  386. static int crb_map_io(struct acpi_device *device, struct crb_priv *priv,
  387. struct acpi_table_tpm2 *buf)
  388. {
  389. struct list_head resources;
  390. struct resource io_res;
  391. struct device *dev = &device->dev;
  392. u32 pa_high, pa_low;
  393. u64 cmd_pa;
  394. u32 cmd_size;
  395. __le64 __rsp_pa;
  396. u64 rsp_pa;
  397. u32 rsp_size;
  398. int ret;
  399. INIT_LIST_HEAD(&resources);
  400. ret = acpi_dev_get_resources(device, &resources, crb_check_resource,
  401. &io_res);
  402. if (ret < 0)
  403. return ret;
  404. acpi_dev_free_resource_list(&resources);
  405. if (resource_type(&io_res) != IORESOURCE_MEM) {
  406. dev_err(dev, FW_BUG "TPM2 ACPI table does not define a memory resource\n");
  407. return -EINVAL;
  408. }
  409. priv->iobase = devm_ioremap_resource(dev, &io_res);
  410. if (IS_ERR(priv->iobase))
  411. return PTR_ERR(priv->iobase);
  412. /* The ACPI IO region starts at the head area and continues to include
  413. * the control area, as one nice sane region except for some older
  414. * stuff that puts the control area outside the ACPI IO region.
  415. */
  416. if ((priv->sm == ACPI_TPM2_COMMAND_BUFFER) ||
  417. (priv->sm == ACPI_TPM2_MEMORY_MAPPED)) {
  418. if (buf->control_address == io_res.start +
  419. sizeof(*priv->regs_h))
  420. priv->regs_h = priv->iobase;
  421. else
  422. dev_warn(dev, FW_BUG "Bad ACPI memory layout");
  423. }
  424. ret = __crb_request_locality(dev, priv, 0);
  425. if (ret)
  426. return ret;
  427. priv->regs_t = crb_map_res(dev, priv, &io_res, buf->control_address,
  428. sizeof(struct crb_regs_tail));
  429. if (IS_ERR(priv->regs_t))
  430. return PTR_ERR(priv->regs_t);
  431. /*
  432. * PTT HW bug w/a: wake up the device to access
  433. * possibly not retained registers.
  434. */
  435. ret = crb_cmd_ready(dev, priv);
  436. if (ret)
  437. return ret;
  438. pa_high = ioread32(&priv->regs_t->ctrl_cmd_pa_high);
  439. pa_low = ioread32(&priv->regs_t->ctrl_cmd_pa_low);
  440. cmd_pa = ((u64)pa_high << 32) | pa_low;
  441. cmd_size = crb_fixup_cmd_size(dev, &io_res, cmd_pa,
  442. ioread32(&priv->regs_t->ctrl_cmd_size));
  443. dev_dbg(dev, "cmd_hi = %X cmd_low = %X cmd_size %X\n",
  444. pa_high, pa_low, cmd_size);
  445. priv->cmd = crb_map_res(dev, priv, &io_res, cmd_pa, cmd_size);
  446. if (IS_ERR(priv->cmd)) {
  447. ret = PTR_ERR(priv->cmd);
  448. goto out;
  449. }
  450. memcpy_fromio(&__rsp_pa, &priv->regs_t->ctrl_rsp_pa, 8);
  451. rsp_pa = le64_to_cpu(__rsp_pa);
  452. rsp_size = crb_fixup_cmd_size(dev, &io_res, rsp_pa,
  453. ioread32(&priv->regs_t->ctrl_rsp_size));
  454. if (cmd_pa != rsp_pa) {
  455. priv->rsp = crb_map_res(dev, priv, &io_res, rsp_pa, rsp_size);
  456. ret = PTR_ERR_OR_ZERO(priv->rsp);
  457. goto out;
  458. }
  459. /* According to the PTP specification, overlapping command and response
  460. * buffer sizes must be identical.
  461. */
  462. if (cmd_size != rsp_size) {
  463. dev_err(dev, FW_BUG "overlapping command and response buffer sizes are not identical");
  464. ret = -EINVAL;
  465. goto out;
  466. }
  467. priv->rsp = priv->cmd;
  468. out:
  469. if (!ret)
  470. priv->cmd_size = cmd_size;
  471. crb_go_idle(dev, priv);
  472. __crb_relinquish_locality(dev, priv, 0);
  473. return ret;
  474. }
  475. static int crb_acpi_add(struct acpi_device *device)
  476. {
  477. struct acpi_table_tpm2 *buf;
  478. struct crb_priv *priv;
  479. struct tpm_chip *chip;
  480. struct device *dev = &device->dev;
  481. struct tpm2_crb_smc *crb_smc;
  482. acpi_status status;
  483. u32 sm;
  484. int rc;
  485. status = acpi_get_table(ACPI_SIG_TPM2, 1,
  486. (struct acpi_table_header **) &buf);
  487. if (ACPI_FAILURE(status) || buf->header.length < sizeof(*buf)) {
  488. dev_err(dev, FW_BUG "failed to get TPM2 ACPI table\n");
  489. return -EINVAL;
  490. }
  491. /* Should the FIFO driver handle this? */
  492. sm = buf->start_method;
  493. if (sm == ACPI_TPM2_MEMORY_MAPPED)
  494. return -ENODEV;
  495. priv = devm_kzalloc(dev, sizeof(struct crb_priv), GFP_KERNEL);
  496. if (!priv)
  497. return -ENOMEM;
  498. if (sm == ACPI_TPM2_COMMAND_BUFFER_WITH_ARM_SMC) {
  499. if (buf->header.length < (sizeof(*buf) + sizeof(*crb_smc))) {
  500. dev_err(dev,
  501. FW_BUG "TPM2 ACPI table has wrong size %u for start method type %d\n",
  502. buf->header.length,
  503. ACPI_TPM2_COMMAND_BUFFER_WITH_ARM_SMC);
  504. return -EINVAL;
  505. }
  506. crb_smc = ACPI_ADD_PTR(struct tpm2_crb_smc, buf, sizeof(*buf));
  507. priv->smc_func_id = crb_smc->smc_func_id;
  508. }
  509. priv->sm = sm;
  510. priv->hid = acpi_device_hid(device);
  511. rc = crb_map_io(device, priv, buf);
  512. if (rc)
  513. return rc;
  514. chip = tpmm_chip_alloc(dev, &tpm_crb);
  515. if (IS_ERR(chip))
  516. return PTR_ERR(chip);
  517. dev_set_drvdata(&chip->dev, priv);
  518. chip->acpi_dev_handle = device->handle;
  519. chip->flags = TPM_CHIP_FLAG_TPM2;
  520. rc = __crb_request_locality(dev, priv, 0);
  521. if (rc)
  522. return rc;
  523. rc = crb_cmd_ready(dev, priv);
  524. if (rc)
  525. goto out;
  526. pm_runtime_get_noresume(dev);
  527. pm_runtime_set_active(dev);
  528. pm_runtime_enable(dev);
  529. rc = tpm_chip_register(chip);
  530. if (rc) {
  531. crb_go_idle(dev, priv);
  532. pm_runtime_put_noidle(dev);
  533. pm_runtime_disable(dev);
  534. goto out;
  535. }
  536. pm_runtime_put_sync(dev);
  537. out:
  538. __crb_relinquish_locality(dev, priv, 0);
  539. return rc;
  540. }
  541. static int crb_acpi_remove(struct acpi_device *device)
  542. {
  543. struct device *dev = &device->dev;
  544. struct tpm_chip *chip = dev_get_drvdata(dev);
  545. tpm_chip_unregister(chip);
  546. pm_runtime_disable(dev);
  547. return 0;
  548. }
  549. static int __maybe_unused crb_pm_runtime_suspend(struct device *dev)
  550. {
  551. struct tpm_chip *chip = dev_get_drvdata(dev);
  552. struct crb_priv *priv = dev_get_drvdata(&chip->dev);
  553. return crb_go_idle(dev, priv);
  554. }
  555. static int __maybe_unused crb_pm_runtime_resume(struct device *dev)
  556. {
  557. struct tpm_chip *chip = dev_get_drvdata(dev);
  558. struct crb_priv *priv = dev_get_drvdata(&chip->dev);
  559. return crb_cmd_ready(dev, priv);
  560. }
  561. static int __maybe_unused crb_pm_suspend(struct device *dev)
  562. {
  563. int ret;
  564. ret = tpm_pm_suspend(dev);
  565. if (ret)
  566. return ret;
  567. return crb_pm_runtime_suspend(dev);
  568. }
  569. static int __maybe_unused crb_pm_resume(struct device *dev)
  570. {
  571. int ret;
  572. ret = crb_pm_runtime_resume(dev);
  573. if (ret)
  574. return ret;
  575. return tpm_pm_resume(dev);
  576. }
  577. static const struct dev_pm_ops crb_pm = {
  578. SET_SYSTEM_SLEEP_PM_OPS(crb_pm_suspend, crb_pm_resume)
  579. SET_RUNTIME_PM_OPS(crb_pm_runtime_suspend, crb_pm_runtime_resume, NULL)
  580. };
  581. static const struct acpi_device_id crb_device_ids[] = {
  582. {"MSFT0101", 0},
  583. {"", 0},
  584. };
  585. MODULE_DEVICE_TABLE(acpi, crb_device_ids);
  586. static struct acpi_driver crb_acpi_driver = {
  587. .name = "tpm_crb",
  588. .ids = crb_device_ids,
  589. .ops = {
  590. .add = crb_acpi_add,
  591. .remove = crb_acpi_remove,
  592. },
  593. .drv = {
  594. .pm = &crb_pm,
  595. },
  596. };
  597. module_acpi_driver(crb_acpi_driver);
  598. MODULE_AUTHOR("Jarkko Sakkinen <jarkko.sakkinen@linux.intel.com>");
  599. MODULE_DESCRIPTION("TPM2 Driver");
  600. MODULE_VERSION("0.1");
  601. MODULE_LICENSE("GPL");