intel_dp_mst.c 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557
  1. /*
  2. * Copyright © 2008 Intel Corporation
  3. * 2014 Red Hat Inc.
  4. *
  5. * Permission is hereby granted, free of charge, to any person obtaining a
  6. * copy of this software and associated documentation files (the "Software"),
  7. * to deal in the Software without restriction, including without limitation
  8. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  9. * and/or sell copies of the Software, and to permit persons to whom the
  10. * Software is furnished to do so, subject to the following conditions:
  11. *
  12. * The above copyright notice and this permission notice (including the next
  13. * paragraph) shall be included in all copies or substantial portions of the
  14. * Software.
  15. *
  16. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  17. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  18. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  19. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  20. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  21. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
  22. * IN THE SOFTWARE.
  23. *
  24. */
  25. #include <drm/drmP.h>
  26. #include "i915_drv.h"
  27. #include "intel_drv.h"
  28. #include <drm/drm_atomic_helper.h>
  29. #include <drm/drm_crtc_helper.h>
  30. #include <drm/drm_edid.h>
  31. static bool intel_dp_mst_compute_config(struct intel_encoder *encoder,
  32. struct intel_crtc_state *pipe_config)
  33. {
  34. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  35. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  36. struct intel_dp *intel_dp = &intel_dig_port->dp;
  37. struct drm_device *dev = encoder->base.dev;
  38. int bpp;
  39. int lane_count, slots, rate;
  40. struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode;
  41. struct intel_connector *found = NULL, *intel_connector;
  42. int mst_pbn;
  43. pipe_config->dp_encoder_is_mst = true;
  44. pipe_config->has_pch_encoder = false;
  45. pipe_config->has_dp_encoder = true;
  46. bpp = 24;
  47. /*
  48. * for MST we always configure max link bw - the spec doesn't
  49. * seem to suggest we should do otherwise.
  50. */
  51. lane_count = drm_dp_max_lane_count(intel_dp->dpcd);
  52. rate = intel_dp_max_link_rate(intel_dp);
  53. if (intel_dp->num_supported_rates) {
  54. intel_dp->link_bw = 0;
  55. intel_dp->rate_select = intel_dp_rate_select(intel_dp, rate);
  56. } else {
  57. intel_dp->link_bw = drm_dp_link_rate_to_bw_code(rate);
  58. intel_dp->rate_select = 0;
  59. }
  60. intel_dp->lane_count = lane_count;
  61. pipe_config->pipe_bpp = 24;
  62. pipe_config->port_clock = rate;
  63. for_each_intel_connector(dev, intel_connector) {
  64. if (intel_connector->new_encoder == encoder) {
  65. found = intel_connector;
  66. break;
  67. }
  68. }
  69. if (!found) {
  70. DRM_ERROR("can't find connector\n");
  71. return false;
  72. }
  73. mst_pbn = drm_dp_calc_pbn_mode(adjusted_mode->clock, bpp);
  74. pipe_config->pbn = mst_pbn;
  75. slots = drm_dp_find_vcpi_slots(&intel_dp->mst_mgr, mst_pbn);
  76. intel_link_compute_m_n(bpp, lane_count,
  77. adjusted_mode->crtc_clock,
  78. pipe_config->port_clock,
  79. &pipe_config->dp_m_n);
  80. pipe_config->dp_m_n.tu = slots;
  81. return true;
  82. }
  83. static void intel_mst_disable_dp(struct intel_encoder *encoder)
  84. {
  85. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  86. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  87. struct intel_dp *intel_dp = &intel_dig_port->dp;
  88. int ret;
  89. DRM_DEBUG_KMS("%d\n", intel_dp->active_mst_links);
  90. drm_dp_mst_reset_vcpi_slots(&intel_dp->mst_mgr, intel_mst->port);
  91. ret = drm_dp_update_payload_part1(&intel_dp->mst_mgr);
  92. if (ret) {
  93. DRM_ERROR("failed to update payload %d\n", ret);
  94. }
  95. }
  96. static void intel_mst_post_disable_dp(struct intel_encoder *encoder)
  97. {
  98. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  99. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  100. struct intel_dp *intel_dp = &intel_dig_port->dp;
  101. DRM_DEBUG_KMS("%d\n", intel_dp->active_mst_links);
  102. /* this can fail */
  103. drm_dp_check_act_status(&intel_dp->mst_mgr);
  104. /* and this can also fail */
  105. drm_dp_update_payload_part2(&intel_dp->mst_mgr);
  106. drm_dp_mst_deallocate_vcpi(&intel_dp->mst_mgr, intel_mst->port);
  107. intel_dp->active_mst_links--;
  108. intel_mst->port = NULL;
  109. if (intel_dp->active_mst_links == 0) {
  110. intel_dig_port->base.post_disable(&intel_dig_port->base);
  111. intel_dp_sink_dpms(intel_dp, DRM_MODE_DPMS_OFF);
  112. }
  113. }
  114. static void intel_mst_pre_enable_dp(struct intel_encoder *encoder)
  115. {
  116. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  117. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  118. struct intel_dp *intel_dp = &intel_dig_port->dp;
  119. struct drm_device *dev = encoder->base.dev;
  120. struct drm_i915_private *dev_priv = dev->dev_private;
  121. enum port port = intel_dig_port->port;
  122. int ret;
  123. uint32_t temp;
  124. struct intel_connector *found = NULL, *intel_connector;
  125. int slots;
  126. struct drm_crtc *crtc = encoder->base.crtc;
  127. struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
  128. for_each_intel_connector(dev, intel_connector) {
  129. if (intel_connector->new_encoder == encoder) {
  130. found = intel_connector;
  131. break;
  132. }
  133. }
  134. if (!found) {
  135. DRM_ERROR("can't find connector\n");
  136. return;
  137. }
  138. DRM_DEBUG_KMS("%d\n", intel_dp->active_mst_links);
  139. intel_mst->port = found->port;
  140. if (intel_dp->active_mst_links == 0) {
  141. enum port port = intel_ddi_get_encoder_port(encoder);
  142. I915_WRITE(PORT_CLK_SEL(port),
  143. intel_crtc->config->ddi_pll_sel);
  144. intel_ddi_init_dp_buf_reg(&intel_dig_port->base);
  145. intel_dp_sink_dpms(intel_dp, DRM_MODE_DPMS_ON);
  146. intel_dp_start_link_train(intel_dp);
  147. intel_dp_complete_link_train(intel_dp);
  148. intel_dp_stop_link_train(intel_dp);
  149. }
  150. ret = drm_dp_mst_allocate_vcpi(&intel_dp->mst_mgr,
  151. intel_mst->port,
  152. intel_crtc->config->pbn, &slots);
  153. if (ret == false) {
  154. DRM_ERROR("failed to allocate vcpi\n");
  155. return;
  156. }
  157. intel_dp->active_mst_links++;
  158. temp = I915_READ(DP_TP_STATUS(port));
  159. I915_WRITE(DP_TP_STATUS(port), temp);
  160. ret = drm_dp_update_payload_part1(&intel_dp->mst_mgr);
  161. }
  162. static void intel_mst_enable_dp(struct intel_encoder *encoder)
  163. {
  164. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  165. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  166. struct intel_dp *intel_dp = &intel_dig_port->dp;
  167. struct drm_device *dev = intel_dig_port->base.base.dev;
  168. struct drm_i915_private *dev_priv = dev->dev_private;
  169. enum port port = intel_dig_port->port;
  170. int ret;
  171. DRM_DEBUG_KMS("%d\n", intel_dp->active_mst_links);
  172. if (wait_for((I915_READ(DP_TP_STATUS(port)) & DP_TP_STATUS_ACT_SENT),
  173. 1))
  174. DRM_ERROR("Timed out waiting for ACT sent\n");
  175. ret = drm_dp_check_act_status(&intel_dp->mst_mgr);
  176. ret = drm_dp_update_payload_part2(&intel_dp->mst_mgr);
  177. }
  178. static bool intel_dp_mst_enc_get_hw_state(struct intel_encoder *encoder,
  179. enum pipe *pipe)
  180. {
  181. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  182. *pipe = intel_mst->pipe;
  183. if (intel_mst->port)
  184. return true;
  185. return false;
  186. }
  187. static void intel_dp_mst_enc_get_config(struct intel_encoder *encoder,
  188. struct intel_crtc_state *pipe_config)
  189. {
  190. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  191. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  192. struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc);
  193. struct drm_device *dev = encoder->base.dev;
  194. struct drm_i915_private *dev_priv = dev->dev_private;
  195. enum transcoder cpu_transcoder = pipe_config->cpu_transcoder;
  196. u32 temp, flags = 0;
  197. pipe_config->has_dp_encoder = true;
  198. temp = I915_READ(TRANS_DDI_FUNC_CTL(cpu_transcoder));
  199. if (temp & TRANS_DDI_PHSYNC)
  200. flags |= DRM_MODE_FLAG_PHSYNC;
  201. else
  202. flags |= DRM_MODE_FLAG_NHSYNC;
  203. if (temp & TRANS_DDI_PVSYNC)
  204. flags |= DRM_MODE_FLAG_PVSYNC;
  205. else
  206. flags |= DRM_MODE_FLAG_NVSYNC;
  207. switch (temp & TRANS_DDI_BPC_MASK) {
  208. case TRANS_DDI_BPC_6:
  209. pipe_config->pipe_bpp = 18;
  210. break;
  211. case TRANS_DDI_BPC_8:
  212. pipe_config->pipe_bpp = 24;
  213. break;
  214. case TRANS_DDI_BPC_10:
  215. pipe_config->pipe_bpp = 30;
  216. break;
  217. case TRANS_DDI_BPC_12:
  218. pipe_config->pipe_bpp = 36;
  219. break;
  220. default:
  221. break;
  222. }
  223. pipe_config->base.adjusted_mode.flags |= flags;
  224. intel_dp_get_m_n(crtc, pipe_config);
  225. intel_ddi_clock_get(&intel_dig_port->base, pipe_config);
  226. }
  227. static int intel_dp_mst_get_ddc_modes(struct drm_connector *connector)
  228. {
  229. struct intel_connector *intel_connector = to_intel_connector(connector);
  230. struct intel_dp *intel_dp = intel_connector->mst_port;
  231. struct edid *edid;
  232. int ret;
  233. edid = drm_dp_mst_get_edid(connector, &intel_dp->mst_mgr, intel_connector->port);
  234. if (!edid)
  235. return 0;
  236. ret = intel_connector_update_modes(connector, edid);
  237. kfree(edid);
  238. return ret;
  239. }
  240. static enum drm_connector_status
  241. intel_dp_mst_detect(struct drm_connector *connector, bool force)
  242. {
  243. struct intel_connector *intel_connector = to_intel_connector(connector);
  244. struct intel_dp *intel_dp = intel_connector->mst_port;
  245. return drm_dp_mst_detect_port(connector, &intel_dp->mst_mgr, intel_connector->port);
  246. }
  247. static int
  248. intel_dp_mst_set_property(struct drm_connector *connector,
  249. struct drm_property *property,
  250. uint64_t val)
  251. {
  252. return 0;
  253. }
  254. static void
  255. intel_dp_mst_connector_destroy(struct drm_connector *connector)
  256. {
  257. struct intel_connector *intel_connector = to_intel_connector(connector);
  258. if (!IS_ERR_OR_NULL(intel_connector->edid))
  259. kfree(intel_connector->edid);
  260. drm_connector_cleanup(connector);
  261. kfree(connector);
  262. }
  263. static const struct drm_connector_funcs intel_dp_mst_connector_funcs = {
  264. .dpms = intel_connector_dpms,
  265. .detect = intel_dp_mst_detect,
  266. .fill_modes = drm_helper_probe_single_connector_modes,
  267. .set_property = intel_dp_mst_set_property,
  268. .atomic_get_property = intel_connector_atomic_get_property,
  269. .destroy = intel_dp_mst_connector_destroy,
  270. .atomic_destroy_state = drm_atomic_helper_connector_destroy_state,
  271. };
  272. static int intel_dp_mst_get_modes(struct drm_connector *connector)
  273. {
  274. return intel_dp_mst_get_ddc_modes(connector);
  275. }
  276. static enum drm_mode_status
  277. intel_dp_mst_mode_valid(struct drm_connector *connector,
  278. struct drm_display_mode *mode)
  279. {
  280. /* TODO - validate mode against available PBN for link */
  281. if (mode->clock < 10000)
  282. return MODE_CLOCK_LOW;
  283. if (mode->flags & DRM_MODE_FLAG_DBLCLK)
  284. return MODE_H_ILLEGAL;
  285. return MODE_OK;
  286. }
  287. static struct drm_encoder *intel_mst_best_encoder(struct drm_connector *connector)
  288. {
  289. struct intel_connector *intel_connector = to_intel_connector(connector);
  290. struct intel_dp *intel_dp = intel_connector->mst_port;
  291. return &intel_dp->mst_encoders[0]->base.base;
  292. }
  293. static const struct drm_connector_helper_funcs intel_dp_mst_connector_helper_funcs = {
  294. .get_modes = intel_dp_mst_get_modes,
  295. .mode_valid = intel_dp_mst_mode_valid,
  296. .best_encoder = intel_mst_best_encoder,
  297. };
  298. static void intel_dp_mst_encoder_destroy(struct drm_encoder *encoder)
  299. {
  300. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(encoder);
  301. drm_encoder_cleanup(encoder);
  302. kfree(intel_mst);
  303. }
  304. static const struct drm_encoder_funcs intel_dp_mst_enc_funcs = {
  305. .destroy = intel_dp_mst_encoder_destroy,
  306. };
  307. static bool intel_dp_mst_get_hw_state(struct intel_connector *connector)
  308. {
  309. if (connector->encoder) {
  310. enum pipe pipe;
  311. if (!connector->encoder->get_hw_state(connector->encoder, &pipe))
  312. return false;
  313. return true;
  314. }
  315. return false;
  316. }
  317. static void intel_connector_add_to_fbdev(struct intel_connector *connector)
  318. {
  319. #ifdef CONFIG_DRM_I915_FBDEV
  320. struct drm_i915_private *dev_priv = to_i915(connector->base.dev);
  321. drm_fb_helper_add_one_connector(&dev_priv->fbdev->helper, &connector->base);
  322. #endif
  323. }
  324. static void intel_connector_remove_from_fbdev(struct intel_connector *connector)
  325. {
  326. #ifdef CONFIG_DRM_I915_FBDEV
  327. struct drm_i915_private *dev_priv = to_i915(connector->base.dev);
  328. drm_fb_helper_remove_one_connector(&dev_priv->fbdev->helper, &connector->base);
  329. #endif
  330. }
  331. static struct drm_connector *intel_dp_add_mst_connector(struct drm_dp_mst_topology_mgr *mgr, struct drm_dp_mst_port *port, const char *pathprop)
  332. {
  333. struct intel_dp *intel_dp = container_of(mgr, struct intel_dp, mst_mgr);
  334. struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
  335. struct drm_device *dev = intel_dig_port->base.base.dev;
  336. struct intel_connector *intel_connector;
  337. struct drm_connector *connector;
  338. int i;
  339. intel_connector = kzalloc(sizeof(*intel_connector), GFP_KERNEL);
  340. if (!intel_connector)
  341. return NULL;
  342. connector = &intel_connector->base;
  343. drm_connector_init(dev, connector, &intel_dp_mst_connector_funcs, DRM_MODE_CONNECTOR_DisplayPort);
  344. drm_connector_helper_add(connector, &intel_dp_mst_connector_helper_funcs);
  345. intel_connector->unregister = intel_connector_unregister;
  346. intel_connector->get_hw_state = intel_dp_mst_get_hw_state;
  347. intel_connector->mst_port = intel_dp;
  348. intel_connector->port = port;
  349. for (i = PIPE_A; i <= PIPE_C; i++) {
  350. drm_mode_connector_attach_encoder(&intel_connector->base,
  351. &intel_dp->mst_encoders[i]->base.base);
  352. }
  353. intel_dp_add_properties(intel_dp, connector);
  354. drm_object_attach_property(&connector->base, dev->mode_config.path_property, 0);
  355. drm_object_attach_property(&connector->base, dev->mode_config.tile_property, 0);
  356. drm_mode_connector_set_path_property(connector, pathprop);
  357. drm_reinit_primary_mode_group(dev);
  358. mutex_lock(&dev->mode_config.mutex);
  359. intel_connector_add_to_fbdev(intel_connector);
  360. mutex_unlock(&dev->mode_config.mutex);
  361. drm_connector_register(&intel_connector->base);
  362. return connector;
  363. }
  364. static void intel_dp_destroy_mst_connector(struct drm_dp_mst_topology_mgr *mgr,
  365. struct drm_connector *connector)
  366. {
  367. struct intel_connector *intel_connector = to_intel_connector(connector);
  368. struct drm_device *dev = connector->dev;
  369. /* need to nuke the connector */
  370. mutex_lock(&dev->mode_config.mutex);
  371. intel_connector_dpms(connector, DRM_MODE_DPMS_OFF);
  372. mutex_unlock(&dev->mode_config.mutex);
  373. intel_connector->unregister(intel_connector);
  374. mutex_lock(&dev->mode_config.mutex);
  375. intel_connector_remove_from_fbdev(intel_connector);
  376. drm_connector_cleanup(connector);
  377. mutex_unlock(&dev->mode_config.mutex);
  378. drm_reinit_primary_mode_group(dev);
  379. kfree(intel_connector);
  380. DRM_DEBUG_KMS("\n");
  381. }
  382. static void intel_dp_mst_hotplug(struct drm_dp_mst_topology_mgr *mgr)
  383. {
  384. struct intel_dp *intel_dp = container_of(mgr, struct intel_dp, mst_mgr);
  385. struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
  386. struct drm_device *dev = intel_dig_port->base.base.dev;
  387. drm_kms_helper_hotplug_event(dev);
  388. }
  389. static struct drm_dp_mst_topology_cbs mst_cbs = {
  390. .add_connector = intel_dp_add_mst_connector,
  391. .destroy_connector = intel_dp_destroy_mst_connector,
  392. .hotplug = intel_dp_mst_hotplug,
  393. };
  394. static struct intel_dp_mst_encoder *
  395. intel_dp_create_fake_mst_encoder(struct intel_digital_port *intel_dig_port, enum pipe pipe)
  396. {
  397. struct intel_dp_mst_encoder *intel_mst;
  398. struct intel_encoder *intel_encoder;
  399. struct drm_device *dev = intel_dig_port->base.base.dev;
  400. intel_mst = kzalloc(sizeof(*intel_mst), GFP_KERNEL);
  401. if (!intel_mst)
  402. return NULL;
  403. intel_mst->pipe = pipe;
  404. intel_encoder = &intel_mst->base;
  405. intel_mst->primary = intel_dig_port;
  406. drm_encoder_init(dev, &intel_encoder->base, &intel_dp_mst_enc_funcs,
  407. DRM_MODE_ENCODER_DPMST);
  408. intel_encoder->type = INTEL_OUTPUT_DP_MST;
  409. intel_encoder->crtc_mask = 0x7;
  410. intel_encoder->cloneable = 0;
  411. intel_encoder->compute_config = intel_dp_mst_compute_config;
  412. intel_encoder->disable = intel_mst_disable_dp;
  413. intel_encoder->post_disable = intel_mst_post_disable_dp;
  414. intel_encoder->pre_enable = intel_mst_pre_enable_dp;
  415. intel_encoder->enable = intel_mst_enable_dp;
  416. intel_encoder->get_hw_state = intel_dp_mst_enc_get_hw_state;
  417. intel_encoder->get_config = intel_dp_mst_enc_get_config;
  418. return intel_mst;
  419. }
  420. static bool
  421. intel_dp_create_fake_mst_encoders(struct intel_digital_port *intel_dig_port)
  422. {
  423. int i;
  424. struct intel_dp *intel_dp = &intel_dig_port->dp;
  425. for (i = PIPE_A; i <= PIPE_C; i++)
  426. intel_dp->mst_encoders[i] = intel_dp_create_fake_mst_encoder(intel_dig_port, i);
  427. return true;
  428. }
  429. int
  430. intel_dp_mst_encoder_init(struct intel_digital_port *intel_dig_port, int conn_base_id)
  431. {
  432. struct intel_dp *intel_dp = &intel_dig_port->dp;
  433. struct drm_device *dev = intel_dig_port->base.base.dev;
  434. int ret;
  435. intel_dp->can_mst = true;
  436. intel_dp->mst_mgr.cbs = &mst_cbs;
  437. /* create encoders */
  438. intel_dp_create_fake_mst_encoders(intel_dig_port);
  439. ret = drm_dp_mst_topology_mgr_init(&intel_dp->mst_mgr, dev->dev, &intel_dp->aux, 16, 3, conn_base_id);
  440. if (ret) {
  441. intel_dp->can_mst = false;
  442. return ret;
  443. }
  444. return 0;
  445. }
  446. void
  447. intel_dp_mst_encoder_cleanup(struct intel_digital_port *intel_dig_port)
  448. {
  449. struct intel_dp *intel_dp = &intel_dig_port->dp;
  450. if (!intel_dp->can_mst)
  451. return;
  452. drm_dp_mst_topology_mgr_destroy(&intel_dp->mst_mgr);
  453. /* encoders will get killed by normal cleanup */
  454. }