tegra124-nyan.dtsi 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801
  1. // SPDX-License-Identifier: GPL-2.0
  2. #include <dt-bindings/input/input.h>
  3. #include "tegra124.dtsi"
  4. / {
  5. aliases {
  6. rtc0 = "/i2c@7000d000/pmic@40";
  7. rtc1 = "/rtc@7000e000";
  8. serial0 = &uarta;
  9. };
  10. chosen {
  11. stdout-path = "serial0:115200n8";
  12. };
  13. /*
  14. * Note that recent version of the device tree compiler (starting with
  15. * version 1.4.2) warn about this node containing a reg property, but
  16. * missing a unit-address. However, the bootloader on these Chromebook
  17. * devices relies on the full name of this node to be exactly /memory.
  18. * Adding the unit-address causes the bootloader to create a /memory
  19. * node and write the memory bank configuration to that node, which in
  20. * turn leads the kernel to believe that the device has 2 GiB of
  21. * memory instead of the amount detected by the bootloader.
  22. *
  23. * The name of this node is effectively ABI and must not be changed.
  24. */
  25. memory {
  26. device_type = "memory";
  27. reg = <0x0 0x80000000 0x0 0x80000000>;
  28. };
  29. /delete-node/ memory@80000000;
  30. host1x@50000000 {
  31. hdmi@54280000 {
  32. status = "okay";
  33. vdd-supply = <&vdd_3v3_hdmi>;
  34. pll-supply = <&vdd_hdmi_pll>;
  35. hdmi-supply = <&vdd_5v0_hdmi>;
  36. nvidia,ddc-i2c-bus = <&hdmi_ddc>;
  37. nvidia,hpd-gpio =
  38. <&gpio TEGRA_GPIO(N, 7) GPIO_ACTIVE_HIGH>;
  39. };
  40. sor@54540000 {
  41. status = "okay";
  42. nvidia,dpaux = <&dpaux>;
  43. nvidia,panel = <&panel>;
  44. };
  45. dpaux@545c0000 {
  46. vdd-supply = <&vdd_3v3_panel>;
  47. status = "okay";
  48. };
  49. };
  50. gpu@0,57000000 {
  51. status = "okay";
  52. vdd-supply = <&vdd_gpu>;
  53. };
  54. serial@70006000 {
  55. /* Debug connector on the bottom of the board near SD card. */
  56. status = "okay";
  57. };
  58. pwm@7000a000 {
  59. status = "okay";
  60. };
  61. i2c@7000c000 {
  62. status = "okay";
  63. clock-frequency = <100000>;
  64. acodec: audio-codec@10 {
  65. compatible = "maxim,max98090";
  66. reg = <0x10>;
  67. interrupt-parent = <&gpio>;
  68. interrupts = <TEGRA_GPIO(H, 4) IRQ_TYPE_EDGE_FALLING>;
  69. };
  70. temperature-sensor@4c {
  71. compatible = "ti,tmp451";
  72. reg = <0x4c>;
  73. interrupt-parent = <&gpio>;
  74. interrupts = <TEGRA_GPIO(I, 6) IRQ_TYPE_LEVEL_LOW>;
  75. #thermal-sensor-cells = <1>;
  76. };
  77. };
  78. i2c@7000c400 {
  79. status = "okay";
  80. clock-frequency = <100000>;
  81. trackpad@15 {
  82. compatible = "elan,ekth3000";
  83. reg = <0x15>;
  84. interrupt-parent = <&gpio>;
  85. interrupts = <TEGRA_GPIO(W, 3) IRQ_TYPE_EDGE_FALLING>;
  86. wakeup-source;
  87. };
  88. };
  89. i2c@7000c500 {
  90. status = "okay";
  91. clock-frequency = <400000>;
  92. tpm@20 {
  93. compatible = "infineon,slb9645tt";
  94. reg = <0x20>;
  95. };
  96. };
  97. hdmi_ddc: i2c@7000c700 {
  98. status = "okay";
  99. clock-frequency = <100000>;
  100. };
  101. i2c@7000d000 {
  102. status = "okay";
  103. clock-frequency = <400000>;
  104. pmic: pmic@40 {
  105. compatible = "ams,as3722";
  106. reg = <0x40>;
  107. interrupts = <0 86 IRQ_TYPE_LEVEL_HIGH>;
  108. ams,system-power-controller;
  109. #interrupt-cells = <2>;
  110. interrupt-controller;
  111. gpio-controller;
  112. #gpio-cells = <2>;
  113. pinctrl-names = "default";
  114. pinctrl-0 = <&as3722_default>;
  115. as3722_default: pinmux {
  116. gpio0 {
  117. pins = "gpio0";
  118. function = "gpio";
  119. bias-pull-down;
  120. };
  121. gpio1 {
  122. pins = "gpio1";
  123. function = "gpio";
  124. bias-pull-up;
  125. };
  126. gpio2_4_7 {
  127. pins = "gpio2", "gpio4", "gpio7";
  128. function = "gpio";
  129. bias-pull-up;
  130. };
  131. gpio3_6 {
  132. pins = "gpio3", "gpio6";
  133. bias-high-impedance;
  134. };
  135. gpio5 {
  136. pins = "gpio5";
  137. function = "clk32k-out";
  138. bias-pull-down;
  139. };
  140. };
  141. regulators {
  142. vsup-sd2-supply = <&vdd_5v0_sys>;
  143. vsup-sd3-supply = <&vdd_5v0_sys>;
  144. vsup-sd4-supply = <&vdd_5v0_sys>;
  145. vsup-sd5-supply = <&vdd_5v0_sys>;
  146. vin-ldo0-supply = <&vdd_1v35_lp0>;
  147. vin-ldo1-6-supply = <&vdd_3v3_run>;
  148. vin-ldo2-5-7-supply = <&vddio_1v8>;
  149. vin-ldo3-4-supply = <&vdd_3v3_sys>;
  150. vin-ldo9-10-supply = <&vdd_5v0_sys>;
  151. vin-ldo11-supply = <&vdd_3v3_run>;
  152. vdd_cpu: sd0 {
  153. regulator-name = "+VDD_CPU_AP";
  154. regulator-min-microvolt = <700000>;
  155. regulator-max-microvolt = <1350000>;
  156. regulator-min-microamp = <3500000>;
  157. regulator-max-microamp = <3500000>;
  158. regulator-always-on;
  159. regulator-boot-on;
  160. ams,ext-control = <2>;
  161. };
  162. sd1 {
  163. regulator-name = "+VDD_CORE";
  164. regulator-min-microvolt = <700000>;
  165. regulator-max-microvolt = <1350000>;
  166. regulator-min-microamp = <2500000>;
  167. regulator-max-microamp = <4000000>;
  168. regulator-always-on;
  169. regulator-boot-on;
  170. ams,ext-control = <1>;
  171. };
  172. vdd_1v35_lp0: sd2 {
  173. regulator-name = "+1.35V_LP0(sd2)";
  174. regulator-min-microvolt = <1350000>;
  175. regulator-max-microvolt = <1350000>;
  176. regulator-always-on;
  177. regulator-boot-on;
  178. };
  179. sd3 {
  180. regulator-name = "+1.35V_LP0(sd3)";
  181. regulator-min-microvolt = <1350000>;
  182. regulator-max-microvolt = <1350000>;
  183. regulator-always-on;
  184. regulator-boot-on;
  185. };
  186. vdd_1v05_run: sd4 {
  187. regulator-name = "+1.05V_RUN";
  188. regulator-min-microvolt = <1050000>;
  189. regulator-max-microvolt = <1050000>;
  190. };
  191. vddio_1v8: sd5 {
  192. regulator-name = "+1.8V_VDDIO";
  193. regulator-min-microvolt = <1800000>;
  194. regulator-max-microvolt = <1800000>;
  195. regulator-always-on;
  196. };
  197. vdd_gpu: sd6 {
  198. regulator-name = "+VDD_GPU_AP";
  199. regulator-min-microvolt = <650000>;
  200. regulator-max-microvolt = <1200000>;
  201. regulator-min-microamp = <3500000>;
  202. regulator-max-microamp = <3500000>;
  203. regulator-boot-on;
  204. regulator-always-on;
  205. };
  206. avdd_1v05_run: ldo0 {
  207. regulator-name = "+1.05V_RUN_AVDD";
  208. regulator-min-microvolt = <1050000>;
  209. regulator-max-microvolt = <1050000>;
  210. regulator-boot-on;
  211. regulator-always-on;
  212. ams,ext-control = <1>;
  213. };
  214. ldo1 {
  215. regulator-name = "+1.8V_RUN_CAM";
  216. regulator-min-microvolt = <1800000>;
  217. regulator-max-microvolt = <1800000>;
  218. };
  219. ldo2 {
  220. regulator-name = "+1.2V_GEN_AVDD";
  221. regulator-min-microvolt = <1200000>;
  222. regulator-max-microvolt = <1200000>;
  223. regulator-boot-on;
  224. regulator-always-on;
  225. };
  226. ldo3 {
  227. regulator-name = "+1.00V_LP0_VDD_RTC";
  228. regulator-min-microvolt = <1000000>;
  229. regulator-max-microvolt = <1000000>;
  230. regulator-boot-on;
  231. regulator-always-on;
  232. ams,enable-tracking;
  233. };
  234. vdd_run_cam: ldo4 {
  235. regulator-name = "+3.3V_RUN_CAM";
  236. regulator-min-microvolt = <2800000>;
  237. regulator-max-microvolt = <2800000>;
  238. };
  239. ldo5 {
  240. regulator-name = "+1.2V_RUN_CAM_FRONT";
  241. regulator-min-microvolt = <1200000>;
  242. regulator-max-microvolt = <1200000>;
  243. };
  244. vddio_sdmmc3: ldo6 {
  245. regulator-name = "+VDDIO_SDMMC3";
  246. regulator-min-microvolt = <1800000>;
  247. regulator-max-microvolt = <3300000>;
  248. };
  249. ldo7 {
  250. regulator-name = "+1.05V_RUN_CAM_REAR";
  251. regulator-min-microvolt = <1050000>;
  252. regulator-max-microvolt = <1050000>;
  253. };
  254. ldo9 {
  255. regulator-name = "+2.8V_RUN_TOUCH";
  256. regulator-min-microvolt = <2800000>;
  257. regulator-max-microvolt = <2800000>;
  258. };
  259. ldo10 {
  260. regulator-name = "+2.8V_RUN_CAM_AF";
  261. regulator-min-microvolt = <2800000>;
  262. regulator-max-microvolt = <2800000>;
  263. };
  264. ldo11 {
  265. regulator-name = "+1.8V_RUN_VPP_FUSE";
  266. regulator-min-microvolt = <1800000>;
  267. regulator-max-microvolt = <1800000>;
  268. };
  269. };
  270. };
  271. };
  272. spi@7000d400 {
  273. status = "okay";
  274. cros_ec: cros-ec@0 {
  275. compatible = "google,cros-ec-spi";
  276. spi-max-frequency = <3000000>;
  277. interrupt-parent = <&gpio>;
  278. interrupts = <TEGRA_GPIO(C, 7) IRQ_TYPE_LEVEL_LOW>;
  279. reg = <0>;
  280. google,cros-ec-spi-msg-delay = <2000>;
  281. i2c-tunnel {
  282. compatible = "google,cros-ec-i2c-tunnel";
  283. #address-cells = <1>;
  284. #size-cells = <0>;
  285. google,remote-bus = <0>;
  286. charger: bq24735@9 {
  287. compatible = "ti,bq24735";
  288. reg = <0x9>;
  289. interrupt-parent = <&gpio>;
  290. interrupts = <TEGRA_GPIO(J, 0)
  291. IRQ_TYPE_EDGE_BOTH>;
  292. ti,ac-detect-gpios = <&gpio
  293. TEGRA_GPIO(J, 0)
  294. GPIO_ACTIVE_HIGH>;
  295. ti,external-control;
  296. };
  297. battery: sbs-battery@b {
  298. compatible = "sbs,sbs-battery";
  299. reg = <0xb>;
  300. sbs,i2c-retry-count = <2>;
  301. sbs,poll-retry-count = <10>;
  302. power-supplies = <&charger>;
  303. };
  304. };
  305. };
  306. };
  307. spi@7000da00 {
  308. status = "okay";
  309. spi-max-frequency = <25000000>;
  310. flash@0 {
  311. compatible = "winbond,w25q32dw";
  312. spi-max-frequency = <25000000>;
  313. reg = <0>;
  314. };
  315. };
  316. pmc@7000e400 {
  317. nvidia,invert-interrupt;
  318. nvidia,suspend-mode = <0>;
  319. nvidia,cpu-pwr-good-time = <500>;
  320. nvidia,cpu-pwr-off-time = <300>;
  321. nvidia,core-pwr-good-time = <641 3845>;
  322. nvidia,core-pwr-off-time = <61036>;
  323. nvidia,core-power-req-active-high;
  324. nvidia,sys-clock-req-active-high;
  325. };
  326. hda@70030000 {
  327. status = "okay";
  328. };
  329. usb@70090000 {
  330. phys = <&{/padctl@7009f000/pads/usb2/lanes/usb2-0}>, /* 1st USB A */
  331. <&{/padctl@7009f000/pads/usb2/lanes/usb2-1}>, /* Internal USB */
  332. <&{/padctl@7009f000/pads/usb2/lanes/usb2-2}>, /* 2nd USB A */
  333. <&{/padctl@7009f000/pads/pcie/lanes/pcie-0}>, /* 1st USB A */
  334. <&{/padctl@7009f000/pads/pcie/lanes/pcie-1}>; /* 2nd USB A */
  335. phy-names = "usb2-0", "usb2-1", "usb2-2", "usb3-0", "usb3-1";
  336. avddio-pex-supply = <&vdd_1v05_run>;
  337. dvddio-pex-supply = <&vdd_1v05_run>;
  338. avdd-usb-supply = <&vdd_3v3_lp0>;
  339. avdd-pll-utmip-supply = <&vddio_1v8>;
  340. avdd-pll-erefe-supply = <&avdd_1v05_run>;
  341. avdd-usb-ss-pll-supply = <&vdd_1v05_run>;
  342. hvdd-usb-ss-supply = <&vdd_3v3_lp0>;
  343. hvdd-usb-ss-pll-e-supply = <&vdd_3v3_lp0>;
  344. status = "okay";
  345. };
  346. padctl@7009f000 {
  347. status = "okay";
  348. pads {
  349. usb2 {
  350. status = "okay";
  351. lanes {
  352. usb2-0 {
  353. nvidia,function = "xusb";
  354. status = "okay";
  355. };
  356. usb2-1 {
  357. nvidia,function = "xusb";
  358. status = "okay";
  359. };
  360. usb2-2 {
  361. nvidia,function = "xusb";
  362. status = "okay";
  363. };
  364. };
  365. };
  366. pcie {
  367. status = "okay";
  368. lanes {
  369. pcie-0 {
  370. nvidia,function = "usb3-ss";
  371. status = "okay";
  372. };
  373. pcie-1 {
  374. nvidia,function = "usb3-ss";
  375. status = "okay";
  376. };
  377. };
  378. };
  379. };
  380. ports {
  381. usb2-0 {
  382. vbus-supply = <&vdd_usb1_vbus>;
  383. status = "okay";
  384. mode = "otg";
  385. };
  386. usb2-1 {
  387. vbus-supply = <&vdd_run_cam>;
  388. status = "okay";
  389. mode = "host";
  390. };
  391. usb2-2 {
  392. vbus-supply = <&vdd_usb3_vbus>;
  393. status = "okay";
  394. mode = "host";
  395. };
  396. usb3-0 {
  397. nvidia,usb2-companion = <0>;
  398. status = "okay";
  399. };
  400. usb3-1 {
  401. nvidia,usb2-companion = <1>;
  402. status = "okay";
  403. };
  404. };
  405. };
  406. sdhci0_pwrseq: sdhci0_pwrseq {
  407. compatible = "mmc-pwrseq-simple";
  408. reset-gpios = <&gpio TEGRA_GPIO(X, 7) GPIO_ACTIVE_LOW>;
  409. };
  410. sdhci@700b0000 { /* WiFi/BT on this bus */
  411. status = "okay";
  412. bus-width = <4>;
  413. no-1-8-v;
  414. non-removable;
  415. mmc-pwrseq = <&sdhci0_pwrseq>;
  416. vmmc-supply = <&vdd_3v3_lp0>;
  417. vqmmc-supply = <&vddio_1v8>;
  418. keep-power-in-suspend;
  419. };
  420. sdhci@700b0400 { /* SD Card on this bus */
  421. status = "okay";
  422. cd-gpios = <&gpio TEGRA_GPIO(V, 2) GPIO_ACTIVE_LOW>;
  423. power-gpios = <&gpio TEGRA_GPIO(R, 0) GPIO_ACTIVE_HIGH>;
  424. bus-width = <4>;
  425. no-1-8-v;
  426. vqmmc-supply = <&vddio_sdmmc3>;
  427. };
  428. sdhci@700b0600 { /* eMMC on this bus */
  429. status = "okay";
  430. bus-width = <8>;
  431. no-1-8-v;
  432. non-removable;
  433. };
  434. /* CPU DFLL clock */
  435. clock@70110000 {
  436. status = "disabled";
  437. vdd-cpu-supply = <&vdd_cpu>;
  438. nvidia,i2c-fs-rate = <400000>;
  439. };
  440. ahub@70300000 {
  441. i2s@70301100 {
  442. status = "okay";
  443. };
  444. };
  445. backlight: backlight {
  446. compatible = "pwm-backlight";
  447. enable-gpios = <&gpio TEGRA_GPIO(H, 2) GPIO_ACTIVE_HIGH>;
  448. power-supply = <&vdd_led>;
  449. pwms = <&pwm 1 1000000>;
  450. default-brightness-level = <224>;
  451. brightness-levels =
  452. < 0 1 2 3 4 5 6 7
  453. 8 9 10 11 12 13 14 15
  454. 16 17 18 19 20 21 22 23
  455. 24 25 26 27 28 29 30 31
  456. 32 33 34 35 36 37 38 39
  457. 40 41 42 43 44 45 46 47
  458. 48 49 50 51 52 53 54 55
  459. 56 57 58 59 60 61 62 63
  460. 64 65 66 67 68 69 70 71
  461. 72 73 74 75 76 77 78 79
  462. 80 81 82 83 84 85 86 87
  463. 88 89 90 91 92 93 94 95
  464. 96 97 98 99 100 101 102 103
  465. 104 105 106 107 108 109 110 111
  466. 112 113 114 115 116 117 118 119
  467. 120 121 122 123 124 125 126 127
  468. 128 129 130 131 132 133 134 135
  469. 136 137 138 139 140 141 142 143
  470. 144 145 146 147 148 149 150 151
  471. 152 153 154 155 156 157 158 159
  472. 160 161 162 163 164 165 166 167
  473. 168 169 170 171 172 173 174 175
  474. 176 177 178 179 180 181 182 183
  475. 184 185 186 187 188 189 190 191
  476. 192 193 194 195 196 197 198 199
  477. 200 201 202 203 204 205 206 207
  478. 208 209 210 211 212 213 214 215
  479. 216 217 218 219 220 221 222 223
  480. 224 225 226 227 228 229 230 231
  481. 232 233 234 235 236 237 238 239
  482. 240 241 242 243 244 245 246 247
  483. 248 249 250 251 252 253 254 255
  484. 256>;
  485. };
  486. clocks {
  487. compatible = "simple-bus";
  488. #address-cells = <1>;
  489. #size-cells = <0>;
  490. clk32k_in: clock@0 {
  491. compatible = "fixed-clock";
  492. reg = <0>;
  493. #clock-cells = <0>;
  494. clock-frequency = <32768>;
  495. };
  496. };
  497. cpus {
  498. cpu@0 {
  499. vdd-cpu-supply = <&vdd_cpu>;
  500. };
  501. };
  502. gpio-keys {
  503. compatible = "gpio-keys";
  504. lid {
  505. label = "Lid";
  506. gpios = <&gpio TEGRA_GPIO(R, 4) GPIO_ACTIVE_LOW>;
  507. linux,input-type = <5>;
  508. linux,code = <KEY_RESERVED>;
  509. debounce-interval = <1>;
  510. wakeup-source;
  511. };
  512. power {
  513. label = "Power";
  514. gpios = <&gpio TEGRA_GPIO(Q, 0) GPIO_ACTIVE_LOW>;
  515. linux,code = <KEY_POWER>;
  516. debounce-interval = <30>;
  517. wakeup-source;
  518. };
  519. };
  520. regulators {
  521. compatible = "simple-bus";
  522. #address-cells = <1>;
  523. #size-cells = <0>;
  524. vdd_mux: regulator@0 {
  525. compatible = "regulator-fixed";
  526. reg = <0>;
  527. regulator-name = "+VDD_MUX";
  528. regulator-min-microvolt = <12000000>;
  529. regulator-max-microvolt = <12000000>;
  530. regulator-always-on;
  531. regulator-boot-on;
  532. };
  533. vdd_5v0_sys: regulator@1 {
  534. compatible = "regulator-fixed";
  535. reg = <1>;
  536. regulator-name = "+5V_SYS";
  537. regulator-min-microvolt = <5000000>;
  538. regulator-max-microvolt = <5000000>;
  539. regulator-always-on;
  540. regulator-boot-on;
  541. vin-supply = <&vdd_mux>;
  542. };
  543. vdd_3v3_sys: regulator@2 {
  544. compatible = "regulator-fixed";
  545. reg = <2>;
  546. regulator-name = "+3.3V_SYS";
  547. regulator-min-microvolt = <3300000>;
  548. regulator-max-microvolt = <3300000>;
  549. regulator-always-on;
  550. regulator-boot-on;
  551. vin-supply = <&vdd_mux>;
  552. };
  553. vdd_3v3_run: regulator@3 {
  554. compatible = "regulator-fixed";
  555. reg = <3>;
  556. regulator-name = "+3.3V_RUN";
  557. regulator-min-microvolt = <3300000>;
  558. regulator-max-microvolt = <3300000>;
  559. regulator-always-on;
  560. regulator-boot-on;
  561. gpio = <&pmic 1 GPIO_ACTIVE_HIGH>;
  562. enable-active-high;
  563. vin-supply = <&vdd_3v3_sys>;
  564. };
  565. vdd_3v3_hdmi: regulator@4 {
  566. compatible = "regulator-fixed";
  567. reg = <4>;
  568. regulator-name = "+3.3V_AVDD_HDMI_AP_GATED";
  569. regulator-min-microvolt = <3300000>;
  570. regulator-max-microvolt = <3300000>;
  571. vin-supply = <&vdd_3v3_run>;
  572. };
  573. vdd_led: regulator@5 {
  574. compatible = "regulator-fixed";
  575. reg = <5>;
  576. regulator-name = "+VDD_LED";
  577. gpio = <&gpio TEGRA_GPIO(P, 2) GPIO_ACTIVE_HIGH>;
  578. enable-active-high;
  579. vin-supply = <&vdd_mux>;
  580. };
  581. vdd_5v0_ts: regulator@6 {
  582. compatible = "regulator-fixed";
  583. reg = <6>;
  584. regulator-name = "+5V_VDD_TS_SW";
  585. regulator-min-microvolt = <5000000>;
  586. regulator-max-microvolt = <5000000>;
  587. regulator-boot-on;
  588. gpio = <&gpio TEGRA_GPIO(K, 1) GPIO_ACTIVE_HIGH>;
  589. enable-active-high;
  590. vin-supply = <&vdd_5v0_sys>;
  591. };
  592. vdd_usb1_vbus: regulator@7 {
  593. compatible = "regulator-fixed";
  594. reg = <7>;
  595. regulator-name = "+5V_USB_HS";
  596. regulator-min-microvolt = <5000000>;
  597. regulator-max-microvolt = <5000000>;
  598. gpio = <&gpio TEGRA_GPIO(N, 4) GPIO_ACTIVE_HIGH>;
  599. enable-active-high;
  600. gpio-open-drain;
  601. vin-supply = <&vdd_5v0_sys>;
  602. };
  603. vdd_usb3_vbus: regulator@8 {
  604. compatible = "regulator-fixed";
  605. reg = <8>;
  606. regulator-name = "+5V_USB_SS";
  607. regulator-min-microvolt = <5000000>;
  608. regulator-max-microvolt = <5000000>;
  609. gpio = <&gpio TEGRA_GPIO(N, 5) GPIO_ACTIVE_HIGH>;
  610. enable-active-high;
  611. gpio-open-drain;
  612. vin-supply = <&vdd_5v0_sys>;
  613. };
  614. vdd_3v3_panel: regulator@9 {
  615. compatible = "regulator-fixed";
  616. reg = <9>;
  617. regulator-name = "+3.3V_PANEL";
  618. regulator-min-microvolt = <3300000>;
  619. regulator-max-microvolt = <3300000>;
  620. gpio = <&pmic 4 GPIO_ACTIVE_HIGH>;
  621. enable-active-high;
  622. vin-supply = <&vdd_3v3_run>;
  623. };
  624. vdd_3v3_lp0: regulator@10 {
  625. compatible = "regulator-fixed";
  626. reg = <10>;
  627. regulator-name = "+3.3V_LP0";
  628. regulator-min-microvolt = <3300000>;
  629. regulator-max-microvolt = <3300000>;
  630. /*
  631. * TODO: find a way to wire this up with the USB EHCI
  632. * controllers so that it can be enabled on demand.
  633. */
  634. regulator-always-on;
  635. gpio = <&pmic 2 GPIO_ACTIVE_HIGH>;
  636. enable-active-high;
  637. vin-supply = <&vdd_3v3_sys>;
  638. };
  639. vdd_hdmi_pll: regulator@11 {
  640. compatible = "regulator-fixed";
  641. reg = <11>;
  642. regulator-name = "+1.05V_RUN_AVDD_HDMI_PLL";
  643. regulator-min-microvolt = <1050000>;
  644. regulator-max-microvolt = <1050000>;
  645. gpio = <&gpio TEGRA_GPIO(H, 7) GPIO_ACTIVE_LOW>;
  646. vin-supply = <&vdd_1v05_run>;
  647. };
  648. vdd_5v0_hdmi: regulator@12 {
  649. compatible = "regulator-fixed";
  650. reg = <12>;
  651. regulator-name = "+5V_HDMI_CON";
  652. regulator-min-microvolt = <5000000>;
  653. regulator-max-microvolt = <5000000>;
  654. gpio = <&gpio TEGRA_GPIO(K, 6) GPIO_ACTIVE_HIGH>;
  655. enable-active-high;
  656. vin-supply = <&vdd_5v0_sys>;
  657. };
  658. };
  659. sound {
  660. nvidia,audio-routing =
  661. "Headphones", "HPR",
  662. "Headphones", "HPL",
  663. "Speakers", "SPKR",
  664. "Speakers", "SPKL",
  665. "Mic Jack", "MICBIAS",
  666. "DMICL", "Int Mic",
  667. "DMICR", "Int Mic",
  668. "IN34", "Mic Jack";
  669. nvidia,i2s-controller = <&tegra_i2s1>;
  670. nvidia,audio-codec = <&acodec>;
  671. clocks = <&tegra_car TEGRA124_CLK_PLL_A>,
  672. <&tegra_car TEGRA124_CLK_PLL_A_OUT0>,
  673. <&tegra_car TEGRA124_CLK_EXTERN1>;
  674. clock-names = "pll_a", "pll_a_out0", "mclk";
  675. nvidia,hp-det-gpios = <&gpio TEGRA_GPIO(I, 7) GPIO_ACTIVE_HIGH>;
  676. nvidia,mic-det-gpios =
  677. <&gpio TEGRA_GPIO(R, 7) GPIO_ACTIVE_HIGH>;
  678. };
  679. gpio-restart {
  680. compatible = "gpio-restart";
  681. gpios = <&gpio TEGRA_GPIO(I, 5) GPIO_ACTIVE_LOW>;
  682. priority = <200>;
  683. };
  684. };
  685. #include "cros-ec-keyboard.dtsi"