setup-common.c 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743
  1. /*
  2. * Common boot and setup code for both 32-bit and 64-bit.
  3. * Extracted from arch/powerpc/kernel/setup_64.c.
  4. *
  5. * Copyright (C) 2001 PPC64 Team, IBM Corp
  6. *
  7. * This program is free software; you can redistribute it and/or
  8. * modify it under the terms of the GNU General Public License
  9. * as published by the Free Software Foundation; either version
  10. * 2 of the License, or (at your option) any later version.
  11. */
  12. #undef DEBUG
  13. #include <linux/export.h>
  14. #include <linux/string.h>
  15. #include <linux/sched.h>
  16. #include <linux/init.h>
  17. #include <linux/kernel.h>
  18. #include <linux/reboot.h>
  19. #include <linux/delay.h>
  20. #include <linux/initrd.h>
  21. #include <linux/platform_device.h>
  22. #include <linux/seq_file.h>
  23. #include <linux/ioport.h>
  24. #include <linux/console.h>
  25. #include <linux/screen_info.h>
  26. #include <linux/root_dev.h>
  27. #include <linux/notifier.h>
  28. #include <linux/cpu.h>
  29. #include <linux/unistd.h>
  30. #include <linux/serial.h>
  31. #include <linux/serial_8250.h>
  32. #include <linux/debugfs.h>
  33. #include <linux/percpu.h>
  34. #include <linux/memblock.h>
  35. #include <linux/of_platform.h>
  36. #include <asm/io.h>
  37. #include <asm/paca.h>
  38. #include <asm/prom.h>
  39. #include <asm/processor.h>
  40. #include <asm/vdso_datapage.h>
  41. #include <asm/pgtable.h>
  42. #include <asm/smp.h>
  43. #include <asm/elf.h>
  44. #include <asm/machdep.h>
  45. #include <asm/time.h>
  46. #include <asm/cputable.h>
  47. #include <asm/sections.h>
  48. #include <asm/firmware.h>
  49. #include <asm/btext.h>
  50. #include <asm/nvram.h>
  51. #include <asm/setup.h>
  52. #include <asm/rtas.h>
  53. #include <asm/iommu.h>
  54. #include <asm/serial.h>
  55. #include <asm/cache.h>
  56. #include <asm/page.h>
  57. #include <asm/mmu.h>
  58. #include <asm/xmon.h>
  59. #include <asm/cputhreads.h>
  60. #include <mm/mmu_decl.h>
  61. #include <asm/fadump.h>
  62. #ifdef DEBUG
  63. #include <asm/udbg.h>
  64. #define DBG(fmt...) udbg_printf(fmt)
  65. #else
  66. #define DBG(fmt...)
  67. #endif
  68. /* The main machine-dep calls structure
  69. */
  70. struct machdep_calls ppc_md;
  71. EXPORT_SYMBOL(ppc_md);
  72. struct machdep_calls *machine_id;
  73. EXPORT_SYMBOL(machine_id);
  74. int boot_cpuid = -1;
  75. EXPORT_SYMBOL_GPL(boot_cpuid);
  76. unsigned long klimit = (unsigned long) _end;
  77. char cmd_line[COMMAND_LINE_SIZE];
  78. /*
  79. * This still seems to be needed... -- paulus
  80. */
  81. struct screen_info screen_info = {
  82. .orig_x = 0,
  83. .orig_y = 25,
  84. .orig_video_cols = 80,
  85. .orig_video_lines = 25,
  86. .orig_video_isVGA = 1,
  87. .orig_video_points = 16
  88. };
  89. /* Variables required to store legacy IO irq routing */
  90. int of_i8042_kbd_irq;
  91. EXPORT_SYMBOL_GPL(of_i8042_kbd_irq);
  92. int of_i8042_aux_irq;
  93. EXPORT_SYMBOL_GPL(of_i8042_aux_irq);
  94. #ifdef __DO_IRQ_CANON
  95. /* XXX should go elsewhere eventually */
  96. int ppc_do_canonicalize_irqs;
  97. EXPORT_SYMBOL(ppc_do_canonicalize_irqs);
  98. #endif
  99. /* also used by kexec */
  100. void machine_shutdown(void)
  101. {
  102. #ifdef CONFIG_FA_DUMP
  103. /*
  104. * if fadump is active, cleanup the fadump registration before we
  105. * shutdown.
  106. */
  107. fadump_cleanup();
  108. #endif
  109. if (ppc_md.machine_shutdown)
  110. ppc_md.machine_shutdown();
  111. }
  112. void machine_restart(char *cmd)
  113. {
  114. machine_shutdown();
  115. if (ppc_md.restart)
  116. ppc_md.restart(cmd);
  117. #ifdef CONFIG_SMP
  118. smp_send_stop();
  119. #endif
  120. printk(KERN_EMERG "System Halted, OK to turn off power\n");
  121. local_irq_disable();
  122. while (1) ;
  123. }
  124. void machine_power_off(void)
  125. {
  126. machine_shutdown();
  127. if (ppc_md.power_off)
  128. ppc_md.power_off();
  129. #ifdef CONFIG_SMP
  130. smp_send_stop();
  131. #endif
  132. printk(KERN_EMERG "System Halted, OK to turn off power\n");
  133. local_irq_disable();
  134. while (1) ;
  135. }
  136. /* Used by the G5 thermal driver */
  137. EXPORT_SYMBOL_GPL(machine_power_off);
  138. void (*pm_power_off)(void) = machine_power_off;
  139. EXPORT_SYMBOL_GPL(pm_power_off);
  140. void machine_halt(void)
  141. {
  142. machine_shutdown();
  143. if (ppc_md.halt)
  144. ppc_md.halt();
  145. #ifdef CONFIG_SMP
  146. smp_send_stop();
  147. #endif
  148. printk(KERN_EMERG "System Halted, OK to turn off power\n");
  149. local_irq_disable();
  150. while (1) ;
  151. }
  152. #ifdef CONFIG_TAU
  153. extern u32 cpu_temp(unsigned long cpu);
  154. extern u32 cpu_temp_both(unsigned long cpu);
  155. #endif /* CONFIG_TAU */
  156. #ifdef CONFIG_SMP
  157. DEFINE_PER_CPU(unsigned int, cpu_pvr);
  158. #endif
  159. static void show_cpuinfo_summary(struct seq_file *m)
  160. {
  161. struct device_node *root;
  162. const char *model = NULL;
  163. #if defined(CONFIG_SMP) && defined(CONFIG_PPC32)
  164. unsigned long bogosum = 0;
  165. int i;
  166. for_each_online_cpu(i)
  167. bogosum += loops_per_jiffy;
  168. seq_printf(m, "total bogomips\t: %lu.%02lu\n",
  169. bogosum/(500000/HZ), bogosum/(5000/HZ) % 100);
  170. #endif /* CONFIG_SMP && CONFIG_PPC32 */
  171. seq_printf(m, "timebase\t: %lu\n", ppc_tb_freq);
  172. if (ppc_md.name)
  173. seq_printf(m, "platform\t: %s\n", ppc_md.name);
  174. root = of_find_node_by_path("/");
  175. if (root)
  176. model = of_get_property(root, "model", NULL);
  177. if (model)
  178. seq_printf(m, "model\t\t: %s\n", model);
  179. of_node_put(root);
  180. if (ppc_md.show_cpuinfo != NULL)
  181. ppc_md.show_cpuinfo(m);
  182. #ifdef CONFIG_PPC32
  183. /* Display the amount of memory */
  184. seq_printf(m, "Memory\t\t: %d MB\n",
  185. (unsigned int)(total_memory / (1024 * 1024)));
  186. #endif
  187. }
  188. static int show_cpuinfo(struct seq_file *m, void *v)
  189. {
  190. unsigned long cpu_id = (unsigned long)v - 1;
  191. unsigned int pvr;
  192. unsigned long proc_freq;
  193. unsigned short maj;
  194. unsigned short min;
  195. /* We only show online cpus: disable preempt (overzealous, I
  196. * knew) to prevent cpu going down. */
  197. preempt_disable();
  198. if (!cpu_online(cpu_id)) {
  199. preempt_enable();
  200. return 0;
  201. }
  202. #ifdef CONFIG_SMP
  203. pvr = per_cpu(cpu_pvr, cpu_id);
  204. #else
  205. pvr = mfspr(SPRN_PVR);
  206. #endif
  207. maj = (pvr >> 8) & 0xFF;
  208. min = pvr & 0xFF;
  209. seq_printf(m, "processor\t: %lu\n", cpu_id);
  210. seq_printf(m, "cpu\t\t: ");
  211. if (cur_cpu_spec->pvr_mask)
  212. seq_printf(m, "%s", cur_cpu_spec->cpu_name);
  213. else
  214. seq_printf(m, "unknown (%08x)", pvr);
  215. #ifdef CONFIG_ALTIVEC
  216. if (cpu_has_feature(CPU_FTR_ALTIVEC))
  217. seq_printf(m, ", altivec supported");
  218. #endif /* CONFIG_ALTIVEC */
  219. seq_printf(m, "\n");
  220. #ifdef CONFIG_TAU
  221. if (cur_cpu_spec->cpu_features & CPU_FTR_TAU) {
  222. #ifdef CONFIG_TAU_AVERAGE
  223. /* more straightforward, but potentially misleading */
  224. seq_printf(m, "temperature \t: %u C (uncalibrated)\n",
  225. cpu_temp(cpu_id));
  226. #else
  227. /* show the actual temp sensor range */
  228. u32 temp;
  229. temp = cpu_temp_both(cpu_id);
  230. seq_printf(m, "temperature \t: %u-%u C (uncalibrated)\n",
  231. temp & 0xff, temp >> 16);
  232. #endif
  233. }
  234. #endif /* CONFIG_TAU */
  235. /*
  236. * Platforms that have variable clock rates, should implement
  237. * the method ppc_md.get_proc_freq() that reports the clock
  238. * rate of a given cpu. The rest can use ppc_proc_freq to
  239. * report the clock rate that is same across all cpus.
  240. */
  241. if (ppc_md.get_proc_freq)
  242. proc_freq = ppc_md.get_proc_freq(cpu_id);
  243. else
  244. proc_freq = ppc_proc_freq;
  245. if (proc_freq)
  246. seq_printf(m, "clock\t\t: %lu.%06luMHz\n",
  247. proc_freq / 1000000, proc_freq % 1000000);
  248. if (ppc_md.show_percpuinfo != NULL)
  249. ppc_md.show_percpuinfo(m, cpu_id);
  250. /* If we are a Freescale core do a simple check so
  251. * we dont have to keep adding cases in the future */
  252. if (PVR_VER(pvr) & 0x8000) {
  253. switch (PVR_VER(pvr)) {
  254. case 0x8000: /* 7441/7450/7451, Voyager */
  255. case 0x8001: /* 7445/7455, Apollo 6 */
  256. case 0x8002: /* 7447/7457, Apollo 7 */
  257. case 0x8003: /* 7447A, Apollo 7 PM */
  258. case 0x8004: /* 7448, Apollo 8 */
  259. case 0x800c: /* 7410, Nitro */
  260. maj = ((pvr >> 8) & 0xF);
  261. min = PVR_MIN(pvr);
  262. break;
  263. default: /* e500/book-e */
  264. maj = PVR_MAJ(pvr);
  265. min = PVR_MIN(pvr);
  266. break;
  267. }
  268. } else {
  269. switch (PVR_VER(pvr)) {
  270. case 0x0020: /* 403 family */
  271. maj = PVR_MAJ(pvr) + 1;
  272. min = PVR_MIN(pvr);
  273. break;
  274. case 0x1008: /* 740P/750P ?? */
  275. maj = ((pvr >> 8) & 0xFF) - 1;
  276. min = pvr & 0xFF;
  277. break;
  278. default:
  279. maj = (pvr >> 8) & 0xFF;
  280. min = pvr & 0xFF;
  281. break;
  282. }
  283. }
  284. seq_printf(m, "revision\t: %hd.%hd (pvr %04x %04x)\n",
  285. maj, min, PVR_VER(pvr), PVR_REV(pvr));
  286. #ifdef CONFIG_PPC32
  287. seq_printf(m, "bogomips\t: %lu.%02lu\n",
  288. loops_per_jiffy / (500000/HZ),
  289. (loops_per_jiffy / (5000/HZ)) % 100);
  290. #endif
  291. #ifdef CONFIG_SMP
  292. seq_printf(m, "\n");
  293. #endif
  294. preempt_enable();
  295. /* If this is the last cpu, print the summary */
  296. if (cpumask_next(cpu_id, cpu_online_mask) >= nr_cpu_ids)
  297. show_cpuinfo_summary(m);
  298. return 0;
  299. }
  300. static void *c_start(struct seq_file *m, loff_t *pos)
  301. {
  302. if (*pos == 0) /* just in case, cpu 0 is not the first */
  303. *pos = cpumask_first(cpu_online_mask);
  304. else
  305. *pos = cpumask_next(*pos - 1, cpu_online_mask);
  306. if ((*pos) < nr_cpu_ids)
  307. return (void *)(unsigned long)(*pos + 1);
  308. return NULL;
  309. }
  310. static void *c_next(struct seq_file *m, void *v, loff_t *pos)
  311. {
  312. (*pos)++;
  313. return c_start(m, pos);
  314. }
  315. static void c_stop(struct seq_file *m, void *v)
  316. {
  317. }
  318. const struct seq_operations cpuinfo_op = {
  319. .start =c_start,
  320. .next = c_next,
  321. .stop = c_stop,
  322. .show = show_cpuinfo,
  323. };
  324. void __init check_for_initrd(void)
  325. {
  326. #ifdef CONFIG_BLK_DEV_INITRD
  327. DBG(" -> check_for_initrd() initrd_start=0x%lx initrd_end=0x%lx\n",
  328. initrd_start, initrd_end);
  329. /* If we were passed an initrd, set the ROOT_DEV properly if the values
  330. * look sensible. If not, clear initrd reference.
  331. */
  332. if (is_kernel_addr(initrd_start) && is_kernel_addr(initrd_end) &&
  333. initrd_end > initrd_start)
  334. ROOT_DEV = Root_RAM0;
  335. else
  336. initrd_start = initrd_end = 0;
  337. if (initrd_start)
  338. printk("Found initrd at 0x%lx:0x%lx\n", initrd_start, initrd_end);
  339. DBG(" <- check_for_initrd()\n");
  340. #endif /* CONFIG_BLK_DEV_INITRD */
  341. }
  342. #ifdef CONFIG_SMP
  343. int threads_per_core, threads_per_subcore, threads_shift;
  344. cpumask_t threads_core_mask;
  345. EXPORT_SYMBOL_GPL(threads_per_core);
  346. EXPORT_SYMBOL_GPL(threads_per_subcore);
  347. EXPORT_SYMBOL_GPL(threads_shift);
  348. EXPORT_SYMBOL_GPL(threads_core_mask);
  349. static void __init cpu_init_thread_core_maps(int tpc)
  350. {
  351. int i;
  352. threads_per_core = tpc;
  353. threads_per_subcore = tpc;
  354. cpumask_clear(&threads_core_mask);
  355. /* This implementation only supports power of 2 number of threads
  356. * for simplicity and performance
  357. */
  358. threads_shift = ilog2(tpc);
  359. BUG_ON(tpc != (1 << threads_shift));
  360. for (i = 0; i < tpc; i++)
  361. cpumask_set_cpu(i, &threads_core_mask);
  362. printk(KERN_INFO "CPU maps initialized for %d thread%s per core\n",
  363. tpc, tpc > 1 ? "s" : "");
  364. printk(KERN_DEBUG " (thread shift is %d)\n", threads_shift);
  365. }
  366. /**
  367. * setup_cpu_maps - initialize the following cpu maps:
  368. * cpu_possible_mask
  369. * cpu_present_mask
  370. *
  371. * Having the possible map set up early allows us to restrict allocations
  372. * of things like irqstacks to nr_cpu_ids rather than NR_CPUS.
  373. *
  374. * We do not initialize the online map here; cpus set their own bits in
  375. * cpu_online_mask as they come up.
  376. *
  377. * This function is valid only for Open Firmware systems. finish_device_tree
  378. * must be called before using this.
  379. *
  380. * While we're here, we may as well set the "physical" cpu ids in the paca.
  381. *
  382. * NOTE: This must match the parsing done in early_init_dt_scan_cpus.
  383. */
  384. void __init smp_setup_cpu_maps(void)
  385. {
  386. struct device_node *dn = NULL;
  387. int cpu = 0;
  388. int nthreads = 1;
  389. DBG("smp_setup_cpu_maps()\n");
  390. while ((dn = of_find_node_by_type(dn, "cpu")) && cpu < nr_cpu_ids) {
  391. const __be32 *intserv;
  392. __be32 cpu_be;
  393. int j, len;
  394. DBG(" * %s...\n", dn->full_name);
  395. intserv = of_get_property(dn, "ibm,ppc-interrupt-server#s",
  396. &len);
  397. if (intserv) {
  398. DBG(" ibm,ppc-interrupt-server#s -> %d threads\n",
  399. nthreads);
  400. } else {
  401. DBG(" no ibm,ppc-interrupt-server#s -> 1 thread\n");
  402. intserv = of_get_property(dn, "reg", &len);
  403. if (!intserv) {
  404. cpu_be = cpu_to_be32(cpu);
  405. intserv = &cpu_be; /* assume logical == phys */
  406. len = 4;
  407. }
  408. }
  409. nthreads = len / sizeof(int);
  410. for (j = 0; j < nthreads && cpu < nr_cpu_ids; j++) {
  411. DBG(" thread %d -> cpu %d (hard id %d)\n",
  412. j, cpu, be32_to_cpu(intserv[j]));
  413. set_cpu_present(cpu, of_device_is_available(dn));
  414. set_hard_smp_processor_id(cpu, be32_to_cpu(intserv[j]));
  415. set_cpu_possible(cpu, true);
  416. cpu++;
  417. }
  418. }
  419. /* If no SMT supported, nthreads is forced to 1 */
  420. if (!cpu_has_feature(CPU_FTR_SMT)) {
  421. DBG(" SMT disabled ! nthreads forced to 1\n");
  422. nthreads = 1;
  423. }
  424. #ifdef CONFIG_PPC64
  425. /*
  426. * On pSeries LPAR, we need to know how many cpus
  427. * could possibly be added to this partition.
  428. */
  429. if (machine_is(pseries) && firmware_has_feature(FW_FEATURE_LPAR) &&
  430. (dn = of_find_node_by_path("/rtas"))) {
  431. int num_addr_cell, num_size_cell, maxcpus;
  432. const __be32 *ireg;
  433. num_addr_cell = of_n_addr_cells(dn);
  434. num_size_cell = of_n_size_cells(dn);
  435. ireg = of_get_property(dn, "ibm,lrdr-capacity", NULL);
  436. if (!ireg)
  437. goto out;
  438. maxcpus = be32_to_cpup(ireg + num_addr_cell + num_size_cell);
  439. /* Double maxcpus for processors which have SMT capability */
  440. if (cpu_has_feature(CPU_FTR_SMT))
  441. maxcpus *= nthreads;
  442. if (maxcpus > nr_cpu_ids) {
  443. printk(KERN_WARNING
  444. "Partition configured for %d cpus, "
  445. "operating system maximum is %d.\n",
  446. maxcpus, nr_cpu_ids);
  447. maxcpus = nr_cpu_ids;
  448. } else
  449. printk(KERN_INFO "Partition configured for %d cpus.\n",
  450. maxcpus);
  451. for (cpu = 0; cpu < maxcpus; cpu++)
  452. set_cpu_possible(cpu, true);
  453. out:
  454. of_node_put(dn);
  455. }
  456. vdso_data->processorCount = num_present_cpus();
  457. #endif /* CONFIG_PPC64 */
  458. /* Initialize CPU <=> thread mapping/
  459. *
  460. * WARNING: We assume that the number of threads is the same for
  461. * every CPU in the system. If that is not the case, then some code
  462. * here will have to be reworked
  463. */
  464. cpu_init_thread_core_maps(nthreads);
  465. /* Now that possible cpus are set, set nr_cpu_ids for later use */
  466. setup_nr_cpu_ids();
  467. free_unused_pacas();
  468. }
  469. #endif /* CONFIG_SMP */
  470. #ifdef CONFIG_PCSPKR_PLATFORM
  471. static __init int add_pcspkr(void)
  472. {
  473. struct device_node *np;
  474. struct platform_device *pd;
  475. int ret;
  476. np = of_find_compatible_node(NULL, NULL, "pnpPNP,100");
  477. of_node_put(np);
  478. if (!np)
  479. return -ENODEV;
  480. pd = platform_device_alloc("pcspkr", -1);
  481. if (!pd)
  482. return -ENOMEM;
  483. ret = platform_device_add(pd);
  484. if (ret)
  485. platform_device_put(pd);
  486. return ret;
  487. }
  488. device_initcall(add_pcspkr);
  489. #endif /* CONFIG_PCSPKR_PLATFORM */
  490. void probe_machine(void)
  491. {
  492. extern struct machdep_calls __machine_desc_start;
  493. extern struct machdep_calls __machine_desc_end;
  494. /*
  495. * Iterate all ppc_md structures until we find the proper
  496. * one for the current machine type
  497. */
  498. DBG("Probing machine type ...\n");
  499. for (machine_id = &__machine_desc_start;
  500. machine_id < &__machine_desc_end;
  501. machine_id++) {
  502. DBG(" %s ...", machine_id->name);
  503. memcpy(&ppc_md, machine_id, sizeof(struct machdep_calls));
  504. if (ppc_md.probe()) {
  505. DBG(" match !\n");
  506. break;
  507. }
  508. DBG("\n");
  509. }
  510. /* What can we do if we didn't find ? */
  511. if (machine_id >= &__machine_desc_end) {
  512. DBG("No suitable machine found !\n");
  513. for (;;);
  514. }
  515. printk(KERN_INFO "Using %s machine description\n", ppc_md.name);
  516. }
  517. /* Match a class of boards, not a specific device configuration. */
  518. int check_legacy_ioport(unsigned long base_port)
  519. {
  520. struct device_node *parent, *np = NULL;
  521. int ret = -ENODEV;
  522. switch(base_port) {
  523. case I8042_DATA_REG:
  524. if (!(np = of_find_compatible_node(NULL, NULL, "pnpPNP,303")))
  525. np = of_find_compatible_node(NULL, NULL, "pnpPNP,f03");
  526. if (np) {
  527. parent = of_get_parent(np);
  528. of_i8042_kbd_irq = irq_of_parse_and_map(parent, 0);
  529. if (!of_i8042_kbd_irq)
  530. of_i8042_kbd_irq = 1;
  531. of_i8042_aux_irq = irq_of_parse_and_map(parent, 1);
  532. if (!of_i8042_aux_irq)
  533. of_i8042_aux_irq = 12;
  534. of_node_put(np);
  535. np = parent;
  536. break;
  537. }
  538. np = of_find_node_by_type(NULL, "8042");
  539. /* Pegasos has no device_type on its 8042 node, look for the
  540. * name instead */
  541. if (!np)
  542. np = of_find_node_by_name(NULL, "8042");
  543. if (np) {
  544. of_i8042_kbd_irq = 1;
  545. of_i8042_aux_irq = 12;
  546. }
  547. break;
  548. case FDC_BASE: /* FDC1 */
  549. np = of_find_node_by_type(NULL, "fdc");
  550. break;
  551. default:
  552. /* ipmi is supposed to fail here */
  553. break;
  554. }
  555. if (!np)
  556. return ret;
  557. parent = of_get_parent(np);
  558. if (parent) {
  559. if (strcmp(parent->type, "isa") == 0)
  560. ret = 0;
  561. of_node_put(parent);
  562. }
  563. of_node_put(np);
  564. return ret;
  565. }
  566. EXPORT_SYMBOL(check_legacy_ioport);
  567. static int ppc_panic_event(struct notifier_block *this,
  568. unsigned long event, void *ptr)
  569. {
  570. /*
  571. * If firmware-assisted dump has been registered then trigger
  572. * firmware-assisted dump and let firmware handle everything else.
  573. */
  574. crash_fadump(NULL, ptr);
  575. ppc_md.panic(ptr); /* May not return */
  576. return NOTIFY_DONE;
  577. }
  578. static struct notifier_block ppc_panic_block = {
  579. .notifier_call = ppc_panic_event,
  580. .priority = INT_MIN /* may not return; must be done last */
  581. };
  582. void __init setup_panic(void)
  583. {
  584. atomic_notifier_chain_register(&panic_notifier_list, &ppc_panic_block);
  585. }
  586. #ifdef CONFIG_CHECK_CACHE_COHERENCY
  587. /*
  588. * For platforms that have configurable cache-coherency. This function
  589. * checks that the cache coherency setting of the kernel matches the setting
  590. * left by the firmware, as indicated in the device tree. Since a mismatch
  591. * will eventually result in DMA failures, we print * and error and call
  592. * BUG() in that case.
  593. */
  594. #ifdef CONFIG_NOT_COHERENT_CACHE
  595. #define KERNEL_COHERENCY 0
  596. #else
  597. #define KERNEL_COHERENCY 1
  598. #endif
  599. static int __init check_cache_coherency(void)
  600. {
  601. struct device_node *np;
  602. const void *prop;
  603. int devtree_coherency;
  604. np = of_find_node_by_path("/");
  605. prop = of_get_property(np, "coherency-off", NULL);
  606. of_node_put(np);
  607. devtree_coherency = prop ? 0 : 1;
  608. if (devtree_coherency != KERNEL_COHERENCY) {
  609. printk(KERN_ERR
  610. "kernel coherency:%s != device tree_coherency:%s\n",
  611. KERNEL_COHERENCY ? "on" : "off",
  612. devtree_coherency ? "on" : "off");
  613. BUG();
  614. }
  615. return 0;
  616. }
  617. late_initcall(check_cache_coherency);
  618. #endif /* CONFIG_CHECK_CACHE_COHERENCY */
  619. #ifdef CONFIG_DEBUG_FS
  620. struct dentry *powerpc_debugfs_root;
  621. EXPORT_SYMBOL(powerpc_debugfs_root);
  622. static int powerpc_debugfs_init(void)
  623. {
  624. powerpc_debugfs_root = debugfs_create_dir("powerpc", NULL);
  625. return powerpc_debugfs_root == NULL;
  626. }
  627. arch_initcall(powerpc_debugfs_init);
  628. #endif
  629. void ppc_printk_progress(char *s, unsigned short hex)
  630. {
  631. pr_info("%s\n", s);
  632. }
  633. void arch_setup_pdev_archdata(struct platform_device *pdev)
  634. {
  635. pdev->archdata.dma_mask = DMA_BIT_MASK(32);
  636. pdev->dev.dma_mask = &pdev->archdata.dma_mask;
  637. set_dma_ops(&pdev->dev, &dma_direct_ops);
  638. }