setup.c 21 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860
  1. /*
  2. * 64-bit pSeries and RS/6000 setup code.
  3. *
  4. * Copyright (C) 1995 Linus Torvalds
  5. * Adapted from 'alpha' version by Gary Thomas
  6. * Modified by Cort Dougan (cort@cs.nmt.edu)
  7. * Modified by PPC64 Team, IBM Corp
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License
  11. * as published by the Free Software Foundation; either version
  12. * 2 of the License, or (at your option) any later version.
  13. */
  14. /*
  15. * bootup setup stuff..
  16. */
  17. #include <linux/cpu.h>
  18. #include <linux/errno.h>
  19. #include <linux/sched.h>
  20. #include <linux/kernel.h>
  21. #include <linux/mm.h>
  22. #include <linux/stddef.h>
  23. #include <linux/unistd.h>
  24. #include <linux/user.h>
  25. #include <linux/tty.h>
  26. #include <linux/major.h>
  27. #include <linux/interrupt.h>
  28. #include <linux/reboot.h>
  29. #include <linux/init.h>
  30. #include <linux/ioport.h>
  31. #include <linux/console.h>
  32. #include <linux/pci.h>
  33. #include <linux/utsname.h>
  34. #include <linux/adb.h>
  35. #include <linux/export.h>
  36. #include <linux/delay.h>
  37. #include <linux/irq.h>
  38. #include <linux/seq_file.h>
  39. #include <linux/root_dev.h>
  40. #include <linux/of.h>
  41. #include <linux/of_pci.h>
  42. #include <linux/kexec.h>
  43. #include <asm/mmu.h>
  44. #include <asm/processor.h>
  45. #include <asm/io.h>
  46. #include <asm/pgtable.h>
  47. #include <asm/prom.h>
  48. #include <asm/rtas.h>
  49. #include <asm/pci-bridge.h>
  50. #include <asm/iommu.h>
  51. #include <asm/dma.h>
  52. #include <asm/machdep.h>
  53. #include <asm/irq.h>
  54. #include <asm/time.h>
  55. #include <asm/nvram.h>
  56. #include <asm/pmc.h>
  57. #include <asm/mpic.h>
  58. #include <asm/xics.h>
  59. #include <asm/ppc-pci.h>
  60. #include <asm/i8259.h>
  61. #include <asm/udbg.h>
  62. #include <asm/smp.h>
  63. #include <asm/firmware.h>
  64. #include <asm/eeh.h>
  65. #include <asm/reg.h>
  66. #include <asm/plpar_wrappers.h>
  67. #include "pseries.h"
  68. int CMO_PrPSP = -1;
  69. int CMO_SecPSP = -1;
  70. unsigned long CMO_PageSize = (ASM_CONST(1) << IOMMU_PAGE_SHIFT_4K);
  71. EXPORT_SYMBOL(CMO_PageSize);
  72. int fwnmi_active; /* TRUE if an FWNMI handler is present */
  73. static struct device_node *pSeries_mpic_node;
  74. static void pSeries_show_cpuinfo(struct seq_file *m)
  75. {
  76. struct device_node *root;
  77. const char *model = "";
  78. root = of_find_node_by_path("/");
  79. if (root)
  80. model = of_get_property(root, "model", NULL);
  81. seq_printf(m, "machine\t\t: CHRP %s\n", model);
  82. of_node_put(root);
  83. }
  84. /* Initialize firmware assisted non-maskable interrupts if
  85. * the firmware supports this feature.
  86. */
  87. static void __init fwnmi_init(void)
  88. {
  89. unsigned long system_reset_addr, machine_check_addr;
  90. int ibm_nmi_register = rtas_token("ibm,nmi-register");
  91. if (ibm_nmi_register == RTAS_UNKNOWN_SERVICE)
  92. return;
  93. /* If the kernel's not linked at zero we point the firmware at low
  94. * addresses anyway, and use a trampoline to get to the real code. */
  95. system_reset_addr = __pa(system_reset_fwnmi) - PHYSICAL_START;
  96. machine_check_addr = __pa(machine_check_fwnmi) - PHYSICAL_START;
  97. if (0 == rtas_call(ibm_nmi_register, 2, 1, NULL, system_reset_addr,
  98. machine_check_addr))
  99. fwnmi_active = 1;
  100. }
  101. static void pseries_8259_cascade(struct irq_desc *desc)
  102. {
  103. struct irq_chip *chip = irq_desc_get_chip(desc);
  104. unsigned int cascade_irq = i8259_irq();
  105. if (cascade_irq != NO_IRQ)
  106. generic_handle_irq(cascade_irq);
  107. chip->irq_eoi(&desc->irq_data);
  108. }
  109. static void __init pseries_setup_i8259_cascade(void)
  110. {
  111. struct device_node *np, *old, *found = NULL;
  112. unsigned int cascade;
  113. const u32 *addrp;
  114. unsigned long intack = 0;
  115. int naddr;
  116. for_each_node_by_type(np, "interrupt-controller") {
  117. if (of_device_is_compatible(np, "chrp,iic")) {
  118. found = np;
  119. break;
  120. }
  121. }
  122. if (found == NULL) {
  123. printk(KERN_DEBUG "pic: no ISA interrupt controller\n");
  124. return;
  125. }
  126. cascade = irq_of_parse_and_map(found, 0);
  127. if (cascade == NO_IRQ) {
  128. printk(KERN_ERR "pic: failed to map cascade interrupt");
  129. return;
  130. }
  131. pr_debug("pic: cascade mapped to irq %d\n", cascade);
  132. for (old = of_node_get(found); old != NULL ; old = np) {
  133. np = of_get_parent(old);
  134. of_node_put(old);
  135. if (np == NULL)
  136. break;
  137. if (strcmp(np->name, "pci") != 0)
  138. continue;
  139. addrp = of_get_property(np, "8259-interrupt-acknowledge", NULL);
  140. if (addrp == NULL)
  141. continue;
  142. naddr = of_n_addr_cells(np);
  143. intack = addrp[naddr-1];
  144. if (naddr > 1)
  145. intack |= ((unsigned long)addrp[naddr-2]) << 32;
  146. }
  147. if (intack)
  148. printk(KERN_DEBUG "pic: PCI 8259 intack at 0x%016lx\n", intack);
  149. i8259_init(found, intack);
  150. of_node_put(found);
  151. irq_set_chained_handler(cascade, pseries_8259_cascade);
  152. }
  153. static void __init pseries_mpic_init_IRQ(void)
  154. {
  155. struct device_node *np;
  156. const unsigned int *opprop;
  157. unsigned long openpic_addr = 0;
  158. int naddr, n, i, opplen;
  159. struct mpic *mpic;
  160. np = of_find_node_by_path("/");
  161. naddr = of_n_addr_cells(np);
  162. opprop = of_get_property(np, "platform-open-pic", &opplen);
  163. if (opprop != NULL) {
  164. openpic_addr = of_read_number(opprop, naddr);
  165. printk(KERN_DEBUG "OpenPIC addr: %lx\n", openpic_addr);
  166. }
  167. of_node_put(np);
  168. BUG_ON(openpic_addr == 0);
  169. /* Setup the openpic driver */
  170. mpic = mpic_alloc(pSeries_mpic_node, openpic_addr,
  171. MPIC_NO_RESET, 16, 0, " MPIC ");
  172. BUG_ON(mpic == NULL);
  173. /* Add ISUs */
  174. opplen /= sizeof(u32);
  175. for (n = 0, i = naddr; i < opplen; i += naddr, n++) {
  176. unsigned long isuaddr = of_read_number(opprop + i, naddr);
  177. mpic_assign_isu(mpic, n, isuaddr);
  178. }
  179. /* Setup top-level get_irq */
  180. ppc_md.get_irq = mpic_get_irq;
  181. /* All ISUs are setup, complete initialization */
  182. mpic_init(mpic);
  183. /* Look for cascade */
  184. pseries_setup_i8259_cascade();
  185. }
  186. static void __init pseries_xics_init_IRQ(void)
  187. {
  188. xics_init();
  189. pseries_setup_i8259_cascade();
  190. }
  191. static void pseries_lpar_enable_pmcs(void)
  192. {
  193. unsigned long set, reset;
  194. set = 1UL << 63;
  195. reset = 0;
  196. plpar_hcall_norets(H_PERFMON, set, reset);
  197. }
  198. static void __init pseries_discover_pic(void)
  199. {
  200. struct device_node *np;
  201. const char *typep;
  202. for_each_node_by_name(np, "interrupt-controller") {
  203. typep = of_get_property(np, "compatible", NULL);
  204. if (!typep)
  205. continue;
  206. if (strstr(typep, "open-pic")) {
  207. pSeries_mpic_node = of_node_get(np);
  208. ppc_md.init_IRQ = pseries_mpic_init_IRQ;
  209. setup_kexec_cpu_down_mpic();
  210. smp_init_pseries_mpic();
  211. return;
  212. } else if (strstr(typep, "ppc-xicp")) {
  213. ppc_md.init_IRQ = pseries_xics_init_IRQ;
  214. setup_kexec_cpu_down_xics();
  215. smp_init_pseries_xics();
  216. return;
  217. }
  218. }
  219. printk(KERN_ERR "pSeries_discover_pic: failed to recognize"
  220. " interrupt-controller\n");
  221. }
  222. static int pci_dn_reconfig_notifier(struct notifier_block *nb, unsigned long action, void *data)
  223. {
  224. struct of_reconfig_data *rd = data;
  225. struct device_node *parent, *np = rd->dn;
  226. struct pci_dn *pdn;
  227. int err = NOTIFY_OK;
  228. switch (action) {
  229. case OF_RECONFIG_ATTACH_NODE:
  230. parent = of_get_parent(np);
  231. pdn = parent ? PCI_DN(parent) : NULL;
  232. if (pdn) {
  233. /* Create pdn and EEH device */
  234. pci_add_device_node_info(pdn->phb, np);
  235. eeh_dev_init(PCI_DN(np), pdn->phb);
  236. }
  237. of_node_put(parent);
  238. break;
  239. case OF_RECONFIG_DETACH_NODE:
  240. pdn = PCI_DN(np);
  241. if (pdn)
  242. list_del(&pdn->list);
  243. break;
  244. default:
  245. err = NOTIFY_DONE;
  246. break;
  247. }
  248. return err;
  249. }
  250. static struct notifier_block pci_dn_reconfig_nb = {
  251. .notifier_call = pci_dn_reconfig_notifier,
  252. };
  253. struct kmem_cache *dtl_cache;
  254. #ifdef CONFIG_VIRT_CPU_ACCOUNTING_NATIVE
  255. /*
  256. * Allocate space for the dispatch trace log for all possible cpus
  257. * and register the buffers with the hypervisor. This is used for
  258. * computing time stolen by the hypervisor.
  259. */
  260. static int alloc_dispatch_logs(void)
  261. {
  262. int cpu, ret;
  263. struct paca_struct *pp;
  264. struct dtl_entry *dtl;
  265. if (!firmware_has_feature(FW_FEATURE_SPLPAR))
  266. return 0;
  267. if (!dtl_cache)
  268. return 0;
  269. for_each_possible_cpu(cpu) {
  270. pp = &paca[cpu];
  271. dtl = kmem_cache_alloc(dtl_cache, GFP_KERNEL);
  272. if (!dtl) {
  273. pr_warn("Failed to allocate dispatch trace log for cpu %d\n",
  274. cpu);
  275. pr_warn("Stolen time statistics will be unreliable\n");
  276. break;
  277. }
  278. pp->dtl_ridx = 0;
  279. pp->dispatch_log = dtl;
  280. pp->dispatch_log_end = dtl + N_DISPATCH_LOG;
  281. pp->dtl_curr = dtl;
  282. }
  283. /* Register the DTL for the current (boot) cpu */
  284. dtl = get_paca()->dispatch_log;
  285. get_paca()->dtl_ridx = 0;
  286. get_paca()->dtl_curr = dtl;
  287. get_paca()->lppaca_ptr->dtl_idx = 0;
  288. /* hypervisor reads buffer length from this field */
  289. dtl->enqueue_to_dispatch_time = cpu_to_be32(DISPATCH_LOG_BYTES);
  290. ret = register_dtl(hard_smp_processor_id(), __pa(dtl));
  291. if (ret)
  292. pr_err("WARNING: DTL registration of cpu %d (hw %d) failed "
  293. "with %d\n", smp_processor_id(),
  294. hard_smp_processor_id(), ret);
  295. get_paca()->lppaca_ptr->dtl_enable_mask = 2;
  296. return 0;
  297. }
  298. #else /* !CONFIG_VIRT_CPU_ACCOUNTING_NATIVE */
  299. static inline int alloc_dispatch_logs(void)
  300. {
  301. return 0;
  302. }
  303. #endif /* CONFIG_VIRT_CPU_ACCOUNTING_NATIVE */
  304. static int alloc_dispatch_log_kmem_cache(void)
  305. {
  306. dtl_cache = kmem_cache_create("dtl", DISPATCH_LOG_BYTES,
  307. DISPATCH_LOG_BYTES, 0, NULL);
  308. if (!dtl_cache) {
  309. pr_warn("Failed to create dispatch trace log buffer cache\n");
  310. pr_warn("Stolen time statistics will be unreliable\n");
  311. return 0;
  312. }
  313. return alloc_dispatch_logs();
  314. }
  315. machine_early_initcall(pseries, alloc_dispatch_log_kmem_cache);
  316. static void pseries_lpar_idle(void)
  317. {
  318. /*
  319. * Default handler to go into low thread priority and possibly
  320. * low power mode by cedeing processor to hypervisor
  321. */
  322. /* Indicate to hypervisor that we are idle. */
  323. get_lppaca()->idle = 1;
  324. /*
  325. * Yield the processor to the hypervisor. We return if
  326. * an external interrupt occurs (which are driven prior
  327. * to returning here) or if a prod occurs from another
  328. * processor. When returning here, external interrupts
  329. * are enabled.
  330. */
  331. cede_processor();
  332. get_lppaca()->idle = 0;
  333. }
  334. /*
  335. * Enable relocation on during exceptions. This has partition wide scope and
  336. * may take a while to complete, if it takes longer than one second we will
  337. * just give up rather than wasting any more time on this - if that turns out
  338. * to ever be a problem in practice we can move this into a kernel thread to
  339. * finish off the process later in boot.
  340. */
  341. long pSeries_enable_reloc_on_exc(void)
  342. {
  343. long rc;
  344. unsigned int delay, total_delay = 0;
  345. while (1) {
  346. rc = enable_reloc_on_exceptions();
  347. if (!H_IS_LONG_BUSY(rc))
  348. return rc;
  349. delay = get_longbusy_msecs(rc);
  350. total_delay += delay;
  351. if (total_delay > 1000) {
  352. pr_warn("Warning: Giving up waiting to enable "
  353. "relocation on exceptions (%u msec)!\n",
  354. total_delay);
  355. return rc;
  356. }
  357. mdelay(delay);
  358. }
  359. }
  360. EXPORT_SYMBOL(pSeries_enable_reloc_on_exc);
  361. long pSeries_disable_reloc_on_exc(void)
  362. {
  363. long rc;
  364. while (1) {
  365. rc = disable_reloc_on_exceptions();
  366. if (!H_IS_LONG_BUSY(rc))
  367. return rc;
  368. mdelay(get_longbusy_msecs(rc));
  369. }
  370. }
  371. EXPORT_SYMBOL(pSeries_disable_reloc_on_exc);
  372. #ifdef CONFIG_KEXEC
  373. static void pSeries_machine_kexec(struct kimage *image)
  374. {
  375. long rc;
  376. if (firmware_has_feature(FW_FEATURE_SET_MODE)) {
  377. rc = pSeries_disable_reloc_on_exc();
  378. if (rc != H_SUCCESS)
  379. pr_warning("Warning: Failed to disable relocation on "
  380. "exceptions: %ld\n", rc);
  381. }
  382. default_machine_kexec(image);
  383. }
  384. #endif
  385. #ifdef __LITTLE_ENDIAN__
  386. long pseries_big_endian_exceptions(void)
  387. {
  388. long rc;
  389. while (1) {
  390. rc = enable_big_endian_exceptions();
  391. if (!H_IS_LONG_BUSY(rc))
  392. return rc;
  393. mdelay(get_longbusy_msecs(rc));
  394. }
  395. }
  396. static long pseries_little_endian_exceptions(void)
  397. {
  398. long rc;
  399. while (1) {
  400. rc = enable_little_endian_exceptions();
  401. if (!H_IS_LONG_BUSY(rc))
  402. return rc;
  403. mdelay(get_longbusy_msecs(rc));
  404. }
  405. }
  406. #endif
  407. static void __init find_and_init_phbs(void)
  408. {
  409. struct device_node *node;
  410. struct pci_controller *phb;
  411. struct device_node *root = of_find_node_by_path("/");
  412. for_each_child_of_node(root, node) {
  413. if (node->type == NULL || (strcmp(node->type, "pci") != 0 &&
  414. strcmp(node->type, "pciex") != 0))
  415. continue;
  416. phb = pcibios_alloc_controller(node);
  417. if (!phb)
  418. continue;
  419. rtas_setup_phb(phb);
  420. pci_process_bridge_OF_ranges(phb, node, 0);
  421. isa_bridge_find_early(phb);
  422. phb->controller_ops = pseries_pci_controller_ops;
  423. }
  424. of_node_put(root);
  425. pci_devs_phb_init();
  426. /*
  427. * PCI_PROBE_ONLY and PCI_REASSIGN_ALL_BUS can be set via properties
  428. * in chosen.
  429. */
  430. of_pci_check_probe_only();
  431. }
  432. static void __init pSeries_setup_arch(void)
  433. {
  434. set_arch_panic_timeout(10, ARCH_PANIC_TIMEOUT);
  435. /* Discover PIC type and setup ppc_md accordingly */
  436. pseries_discover_pic();
  437. /* openpic global configuration register (64-bit format). */
  438. /* openpic Interrupt Source Unit pointer (64-bit format). */
  439. /* python0 facility area (mmio) (64-bit format) REAL address. */
  440. /* init to some ~sane value until calibrate_delay() runs */
  441. loops_per_jiffy = 50000000;
  442. fwnmi_init();
  443. /* By default, only probe PCI (can be overridden by rtas_pci) */
  444. pci_add_flags(PCI_PROBE_ONLY);
  445. /* Find and initialize PCI host bridges */
  446. init_pci_config_tokens();
  447. find_and_init_phbs();
  448. of_reconfig_notifier_register(&pci_dn_reconfig_nb);
  449. pSeries_nvram_init();
  450. if (firmware_has_feature(FW_FEATURE_LPAR)) {
  451. vpa_init(boot_cpuid);
  452. ppc_md.power_save = pseries_lpar_idle;
  453. ppc_md.enable_pmcs = pseries_lpar_enable_pmcs;
  454. } else {
  455. /* No special idle routine */
  456. ppc_md.enable_pmcs = power4_enable_pmcs;
  457. }
  458. ppc_md.pcibios_root_bridge_prepare = pseries_root_bridge_prepare;
  459. if (firmware_has_feature(FW_FEATURE_SET_MODE)) {
  460. long rc;
  461. rc = pSeries_enable_reloc_on_exc();
  462. if (rc == H_P2) {
  463. pr_info("Relocation on exceptions not supported\n");
  464. } else if (rc != H_SUCCESS) {
  465. pr_warn("Unable to enable relocation on exceptions: "
  466. "%ld\n", rc);
  467. }
  468. }
  469. }
  470. static int __init pSeries_init_panel(void)
  471. {
  472. /* Manually leave the kernel version on the panel. */
  473. #ifdef __BIG_ENDIAN__
  474. ppc_md.progress("Linux ppc64\n", 0);
  475. #else
  476. ppc_md.progress("Linux ppc64le\n", 0);
  477. #endif
  478. ppc_md.progress(init_utsname()->version, 0);
  479. return 0;
  480. }
  481. machine_arch_initcall(pseries, pSeries_init_panel);
  482. static int pseries_set_dabr(unsigned long dabr, unsigned long dabrx)
  483. {
  484. return plpar_hcall_norets(H_SET_DABR, dabr);
  485. }
  486. static int pseries_set_xdabr(unsigned long dabr, unsigned long dabrx)
  487. {
  488. /* Have to set at least one bit in the DABRX according to PAPR */
  489. if (dabrx == 0 && dabr == 0)
  490. dabrx = DABRX_USER;
  491. /* PAPR says we can only set kernel and user bits */
  492. dabrx &= DABRX_KERNEL | DABRX_USER;
  493. return plpar_hcall_norets(H_SET_XDABR, dabr, dabrx);
  494. }
  495. static int pseries_set_dawr(unsigned long dawr, unsigned long dawrx)
  496. {
  497. /* PAPR says we can't set HYP */
  498. dawrx &= ~DAWRX_HYP;
  499. return plapr_set_watchpoint0(dawr, dawrx);
  500. }
  501. #define CMO_CHARACTERISTICS_TOKEN 44
  502. #define CMO_MAXLENGTH 1026
  503. void pSeries_coalesce_init(void)
  504. {
  505. struct hvcall_mpp_x_data mpp_x_data;
  506. if (firmware_has_feature(FW_FEATURE_CMO) && !h_get_mpp_x(&mpp_x_data))
  507. powerpc_firmware_features |= FW_FEATURE_XCMO;
  508. else
  509. powerpc_firmware_features &= ~FW_FEATURE_XCMO;
  510. }
  511. /**
  512. * fw_cmo_feature_init - FW_FEATURE_CMO is not stored in ibm,hypertas-functions,
  513. * handle that here. (Stolen from parse_system_parameter_string)
  514. */
  515. static void pSeries_cmo_feature_init(void)
  516. {
  517. char *ptr, *key, *value, *end;
  518. int call_status;
  519. int page_order = IOMMU_PAGE_SHIFT_4K;
  520. pr_debug(" -> fw_cmo_feature_init()\n");
  521. spin_lock(&rtas_data_buf_lock);
  522. memset(rtas_data_buf, 0, RTAS_DATA_BUF_SIZE);
  523. call_status = rtas_call(rtas_token("ibm,get-system-parameter"), 3, 1,
  524. NULL,
  525. CMO_CHARACTERISTICS_TOKEN,
  526. __pa(rtas_data_buf),
  527. RTAS_DATA_BUF_SIZE);
  528. if (call_status != 0) {
  529. spin_unlock(&rtas_data_buf_lock);
  530. pr_debug("CMO not available\n");
  531. pr_debug(" <- fw_cmo_feature_init()\n");
  532. return;
  533. }
  534. end = rtas_data_buf + CMO_MAXLENGTH - 2;
  535. ptr = rtas_data_buf + 2; /* step over strlen value */
  536. key = value = ptr;
  537. while (*ptr && (ptr <= end)) {
  538. /* Separate the key and value by replacing '=' with '\0' and
  539. * point the value at the string after the '='
  540. */
  541. if (ptr[0] == '=') {
  542. ptr[0] = '\0';
  543. value = ptr + 1;
  544. } else if (ptr[0] == '\0' || ptr[0] == ',') {
  545. /* Terminate the string containing the key/value pair */
  546. ptr[0] = '\0';
  547. if (key == value) {
  548. pr_debug("Malformed key/value pair\n");
  549. /* Never found a '=', end processing */
  550. break;
  551. }
  552. if (0 == strcmp(key, "CMOPageSize"))
  553. page_order = simple_strtol(value, NULL, 10);
  554. else if (0 == strcmp(key, "PrPSP"))
  555. CMO_PrPSP = simple_strtol(value, NULL, 10);
  556. else if (0 == strcmp(key, "SecPSP"))
  557. CMO_SecPSP = simple_strtol(value, NULL, 10);
  558. value = key = ptr + 1;
  559. }
  560. ptr++;
  561. }
  562. /* Page size is returned as the power of 2 of the page size,
  563. * convert to the page size in bytes before returning
  564. */
  565. CMO_PageSize = 1 << page_order;
  566. pr_debug("CMO_PageSize = %lu\n", CMO_PageSize);
  567. if (CMO_PrPSP != -1 || CMO_SecPSP != -1) {
  568. pr_info("CMO enabled\n");
  569. pr_debug("CMO enabled, PrPSP=%d, SecPSP=%d\n", CMO_PrPSP,
  570. CMO_SecPSP);
  571. powerpc_firmware_features |= FW_FEATURE_CMO;
  572. pSeries_coalesce_init();
  573. } else
  574. pr_debug("CMO not enabled, PrPSP=%d, SecPSP=%d\n", CMO_PrPSP,
  575. CMO_SecPSP);
  576. spin_unlock(&rtas_data_buf_lock);
  577. pr_debug(" <- fw_cmo_feature_init()\n");
  578. }
  579. /*
  580. * Early initialization. Relocation is on but do not reference unbolted pages
  581. */
  582. static void __init pSeries_init_early(void)
  583. {
  584. pr_debug(" -> pSeries_init_early()\n");
  585. #ifdef CONFIG_HVC_CONSOLE
  586. if (firmware_has_feature(FW_FEATURE_LPAR))
  587. hvc_vio_init_early();
  588. #endif
  589. if (firmware_has_feature(FW_FEATURE_XDABR))
  590. ppc_md.set_dabr = pseries_set_xdabr;
  591. else if (firmware_has_feature(FW_FEATURE_DABR))
  592. ppc_md.set_dabr = pseries_set_dabr;
  593. if (firmware_has_feature(FW_FEATURE_SET_MODE))
  594. ppc_md.set_dawr = pseries_set_dawr;
  595. pSeries_cmo_feature_init();
  596. iommu_init_early_pSeries();
  597. pr_debug(" <- pSeries_init_early()\n");
  598. }
  599. /**
  600. * pseries_power_off - tell firmware about how to power off the system.
  601. *
  602. * This function calls either the power-off rtas token in normal cases
  603. * or the ibm,power-off-ups token (if present & requested) in case of
  604. * a power failure. If power-off token is used, power on will only be
  605. * possible with power button press. If ibm,power-off-ups token is used
  606. * it will allow auto poweron after power is restored.
  607. */
  608. static void pseries_power_off(void)
  609. {
  610. int rc;
  611. int rtas_poweroff_ups_token = rtas_token("ibm,power-off-ups");
  612. if (rtas_flash_term_hook)
  613. rtas_flash_term_hook(SYS_POWER_OFF);
  614. if (rtas_poweron_auto == 0 ||
  615. rtas_poweroff_ups_token == RTAS_UNKNOWN_SERVICE) {
  616. rc = rtas_call(rtas_token("power-off"), 2, 1, NULL, -1, -1);
  617. printk(KERN_INFO "RTAS power-off returned %d\n", rc);
  618. } else {
  619. rc = rtas_call(rtas_poweroff_ups_token, 0, 1, NULL);
  620. printk(KERN_INFO "RTAS ibm,power-off-ups returned %d\n", rc);
  621. }
  622. for (;;);
  623. }
  624. /*
  625. * Called very early, MMU is off, device-tree isn't unflattened
  626. */
  627. static int __init pseries_probe_fw_features(unsigned long node,
  628. const char *uname, int depth,
  629. void *data)
  630. {
  631. const char *prop;
  632. int len;
  633. static int hypertas_found;
  634. static int vec5_found;
  635. if (depth != 1)
  636. return 0;
  637. if (!strcmp(uname, "rtas") || !strcmp(uname, "rtas@0")) {
  638. prop = of_get_flat_dt_prop(node, "ibm,hypertas-functions",
  639. &len);
  640. if (prop) {
  641. powerpc_firmware_features |= FW_FEATURE_LPAR;
  642. fw_hypertas_feature_init(prop, len);
  643. }
  644. hypertas_found = 1;
  645. }
  646. if (!strcmp(uname, "chosen")) {
  647. prop = of_get_flat_dt_prop(node, "ibm,architecture-vec-5",
  648. &len);
  649. if (prop)
  650. fw_vec5_feature_init(prop, len);
  651. vec5_found = 1;
  652. }
  653. return hypertas_found && vec5_found;
  654. }
  655. static int __init pSeries_probe(void)
  656. {
  657. unsigned long root = of_get_flat_dt_root();
  658. const char *dtype = of_get_flat_dt_prop(root, "device_type", NULL);
  659. if (dtype == NULL)
  660. return 0;
  661. if (strcmp(dtype, "chrp"))
  662. return 0;
  663. /* Cell blades firmware claims to be chrp while it's not. Until this
  664. * is fixed, we need to avoid those here.
  665. */
  666. if (of_flat_dt_is_compatible(root, "IBM,CPBW-1.0") ||
  667. of_flat_dt_is_compatible(root, "IBM,CBEA"))
  668. return 0;
  669. pr_debug("pSeries detected, looking for LPAR capability...\n");
  670. /* Now try to figure out if we are running on LPAR */
  671. of_scan_flat_dt(pseries_probe_fw_features, NULL);
  672. #ifdef __LITTLE_ENDIAN__
  673. if (firmware_has_feature(FW_FEATURE_SET_MODE)) {
  674. long rc;
  675. /*
  676. * Tell the hypervisor that we want our exceptions to
  677. * be taken in little endian mode. If this fails we don't
  678. * want to use BUG() because it will trigger an exception.
  679. */
  680. rc = pseries_little_endian_exceptions();
  681. if (rc) {
  682. ppc_md.progress("H_SET_MODE LE exception fail", 0);
  683. panic("Could not enable little endian exceptions");
  684. }
  685. }
  686. #endif
  687. if (firmware_has_feature(FW_FEATURE_LPAR))
  688. hpte_init_lpar();
  689. else
  690. hpte_init_native();
  691. pm_power_off = pseries_power_off;
  692. pr_debug("Machine is%s LPAR !\n",
  693. (powerpc_firmware_features & FW_FEATURE_LPAR) ? "" : " not");
  694. return 1;
  695. }
  696. static int pSeries_pci_probe_mode(struct pci_bus *bus)
  697. {
  698. if (firmware_has_feature(FW_FEATURE_LPAR))
  699. return PCI_PROBE_DEVTREE;
  700. return PCI_PROBE_NORMAL;
  701. }
  702. struct pci_controller_ops pseries_pci_controller_ops = {
  703. .probe_mode = pSeries_pci_probe_mode,
  704. };
  705. define_machine(pseries) {
  706. .name = "pSeries",
  707. .probe = pSeries_probe,
  708. .setup_arch = pSeries_setup_arch,
  709. .init_early = pSeries_init_early,
  710. .show_cpuinfo = pSeries_show_cpuinfo,
  711. .log_error = pSeries_log_error,
  712. .pcibios_fixup = pSeries_final_fixup,
  713. .restart = rtas_restart,
  714. .halt = rtas_halt,
  715. .panic = rtas_os_term,
  716. .get_boot_time = rtas_get_boot_time,
  717. .get_rtc_time = rtas_get_rtc_time,
  718. .set_rtc_time = rtas_set_rtc_time,
  719. .calibrate_decr = generic_calibrate_decr,
  720. .progress = rtas_progress,
  721. .system_reset_exception = pSeries_system_reset_exception,
  722. .machine_check_exception = pSeries_machine_check_exception,
  723. #ifdef CONFIG_KEXEC
  724. .machine_kexec = pSeries_machine_kexec,
  725. #endif
  726. #ifdef CONFIG_MEMORY_HOTPLUG_SPARSE
  727. .memory_block_size = pseries_memory_block_size,
  728. #endif
  729. };