rtc-m48t59.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530
  1. /*
  2. * ST M48T59 RTC driver
  3. *
  4. * Copyright (c) 2007 Wind River Systems, Inc.
  5. *
  6. * Author: Mark Zhan <rongkai.zhan@windriver.com>
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. */
  12. #include <linux/kernel.h>
  13. #include <linux/module.h>
  14. #include <linux/init.h>
  15. #include <linux/io.h>
  16. #include <linux/device.h>
  17. #include <linux/platform_device.h>
  18. #include <linux/rtc.h>
  19. #include <linux/rtc/m48t59.h>
  20. #include <linux/bcd.h>
  21. #ifndef NO_IRQ
  22. #define NO_IRQ (-1)
  23. #endif
  24. #define M48T59_READ(reg) (pdata->read_byte(dev, pdata->offset + reg))
  25. #define M48T59_WRITE(val, reg) \
  26. (pdata->write_byte(dev, pdata->offset + reg, val))
  27. #define M48T59_SET_BITS(mask, reg) \
  28. M48T59_WRITE((M48T59_READ(reg) | (mask)), (reg))
  29. #define M48T59_CLEAR_BITS(mask, reg) \
  30. M48T59_WRITE((M48T59_READ(reg) & ~(mask)), (reg))
  31. struct m48t59_private {
  32. void __iomem *ioaddr;
  33. int irq;
  34. struct rtc_device *rtc;
  35. spinlock_t lock; /* serialize the NVRAM and RTC access */
  36. };
  37. /*
  38. * This is the generic access method when the chip is memory-mapped
  39. */
  40. static void
  41. m48t59_mem_writeb(struct device *dev, u32 ofs, u8 val)
  42. {
  43. struct platform_device *pdev = to_platform_device(dev);
  44. struct m48t59_private *m48t59 = platform_get_drvdata(pdev);
  45. writeb(val, m48t59->ioaddr+ofs);
  46. }
  47. static u8
  48. m48t59_mem_readb(struct device *dev, u32 ofs)
  49. {
  50. struct platform_device *pdev = to_platform_device(dev);
  51. struct m48t59_private *m48t59 = platform_get_drvdata(pdev);
  52. return readb(m48t59->ioaddr+ofs);
  53. }
  54. /*
  55. * NOTE: M48T59 only uses BCD mode
  56. */
  57. static int m48t59_rtc_read_time(struct device *dev, struct rtc_time *tm)
  58. {
  59. struct platform_device *pdev = to_platform_device(dev);
  60. struct m48t59_plat_data *pdata = pdev->dev.platform_data;
  61. struct m48t59_private *m48t59 = platform_get_drvdata(pdev);
  62. unsigned long flags;
  63. u8 val;
  64. spin_lock_irqsave(&m48t59->lock, flags);
  65. /* Issue the READ command */
  66. M48T59_SET_BITS(M48T59_CNTL_READ, M48T59_CNTL);
  67. tm->tm_year = BCD2BIN(M48T59_READ(M48T59_YEAR));
  68. /* tm_mon is 0-11 */
  69. tm->tm_mon = BCD2BIN(M48T59_READ(M48T59_MONTH)) - 1;
  70. tm->tm_mday = BCD2BIN(M48T59_READ(M48T59_MDAY));
  71. val = M48T59_READ(M48T59_WDAY);
  72. if ((val & M48T59_WDAY_CEB) && (val & M48T59_WDAY_CB)) {
  73. dev_dbg(dev, "Century bit is enabled\n");
  74. tm->tm_year += 100; /* one century */
  75. }
  76. tm->tm_wday = BCD2BIN(val & 0x07);
  77. tm->tm_hour = BCD2BIN(M48T59_READ(M48T59_HOUR) & 0x3F);
  78. tm->tm_min = BCD2BIN(M48T59_READ(M48T59_MIN) & 0x7F);
  79. tm->tm_sec = BCD2BIN(M48T59_READ(M48T59_SEC) & 0x7F);
  80. /* Clear the READ bit */
  81. M48T59_CLEAR_BITS(M48T59_CNTL_READ, M48T59_CNTL);
  82. spin_unlock_irqrestore(&m48t59->lock, flags);
  83. dev_dbg(dev, "RTC read time %04d-%02d-%02d %02d/%02d/%02d\n",
  84. tm->tm_year + 1900, tm->tm_mon, tm->tm_mday,
  85. tm->tm_hour, tm->tm_min, tm->tm_sec);
  86. return 0;
  87. }
  88. static int m48t59_rtc_set_time(struct device *dev, struct rtc_time *tm)
  89. {
  90. struct platform_device *pdev = to_platform_device(dev);
  91. struct m48t59_plat_data *pdata = pdev->dev.platform_data;
  92. struct m48t59_private *m48t59 = platform_get_drvdata(pdev);
  93. unsigned long flags;
  94. u8 val = 0;
  95. dev_dbg(dev, "RTC set time %04d-%02d-%02d %02d/%02d/%02d\n",
  96. tm->tm_year + 1900, tm->tm_mon, tm->tm_mday,
  97. tm->tm_hour, tm->tm_min, tm->tm_sec);
  98. spin_lock_irqsave(&m48t59->lock, flags);
  99. /* Issue the WRITE command */
  100. M48T59_SET_BITS(M48T59_CNTL_WRITE, M48T59_CNTL);
  101. M48T59_WRITE((BIN2BCD(tm->tm_sec) & 0x7F), M48T59_SEC);
  102. M48T59_WRITE((BIN2BCD(tm->tm_min) & 0x7F), M48T59_MIN);
  103. M48T59_WRITE((BIN2BCD(tm->tm_hour) & 0x3F), M48T59_HOUR);
  104. M48T59_WRITE((BIN2BCD(tm->tm_mday) & 0x3F), M48T59_MDAY);
  105. /* tm_mon is 0-11 */
  106. M48T59_WRITE((BIN2BCD(tm->tm_mon + 1) & 0x1F), M48T59_MONTH);
  107. M48T59_WRITE(BIN2BCD(tm->tm_year % 100), M48T59_YEAR);
  108. if (pdata->type == M48T59RTC_TYPE_M48T59 && (tm->tm_year / 100))
  109. val = (M48T59_WDAY_CEB | M48T59_WDAY_CB);
  110. val |= (BIN2BCD(tm->tm_wday) & 0x07);
  111. M48T59_WRITE(val, M48T59_WDAY);
  112. /* Clear the WRITE bit */
  113. M48T59_CLEAR_BITS(M48T59_CNTL_WRITE, M48T59_CNTL);
  114. spin_unlock_irqrestore(&m48t59->lock, flags);
  115. return 0;
  116. }
  117. /*
  118. * Read alarm time and date in RTC
  119. */
  120. static int m48t59_rtc_readalarm(struct device *dev, struct rtc_wkalrm *alrm)
  121. {
  122. struct platform_device *pdev = to_platform_device(dev);
  123. struct m48t59_plat_data *pdata = pdev->dev.platform_data;
  124. struct m48t59_private *m48t59 = platform_get_drvdata(pdev);
  125. struct rtc_time *tm = &alrm->time;
  126. unsigned long flags;
  127. u8 val;
  128. /* If no irq, we don't support ALARM */
  129. if (m48t59->irq == NO_IRQ)
  130. return -EIO;
  131. spin_lock_irqsave(&m48t59->lock, flags);
  132. /* Issue the READ command */
  133. M48T59_SET_BITS(M48T59_CNTL_READ, M48T59_CNTL);
  134. tm->tm_year = BCD2BIN(M48T59_READ(M48T59_YEAR));
  135. /* tm_mon is 0-11 */
  136. tm->tm_mon = BCD2BIN(M48T59_READ(M48T59_MONTH)) - 1;
  137. val = M48T59_READ(M48T59_WDAY);
  138. if ((val & M48T59_WDAY_CEB) && (val & M48T59_WDAY_CB))
  139. tm->tm_year += 100; /* one century */
  140. tm->tm_mday = BCD2BIN(M48T59_READ(M48T59_ALARM_DATE));
  141. tm->tm_hour = BCD2BIN(M48T59_READ(M48T59_ALARM_HOUR));
  142. tm->tm_min = BCD2BIN(M48T59_READ(M48T59_ALARM_MIN));
  143. tm->tm_sec = BCD2BIN(M48T59_READ(M48T59_ALARM_SEC));
  144. /* Clear the READ bit */
  145. M48T59_CLEAR_BITS(M48T59_CNTL_READ, M48T59_CNTL);
  146. spin_unlock_irqrestore(&m48t59->lock, flags);
  147. dev_dbg(dev, "RTC read alarm time %04d-%02d-%02d %02d/%02d/%02d\n",
  148. tm->tm_year + 1900, tm->tm_mon, tm->tm_mday,
  149. tm->tm_hour, tm->tm_min, tm->tm_sec);
  150. return 0;
  151. }
  152. /*
  153. * Set alarm time and date in RTC
  154. */
  155. static int m48t59_rtc_setalarm(struct device *dev, struct rtc_wkalrm *alrm)
  156. {
  157. struct platform_device *pdev = to_platform_device(dev);
  158. struct m48t59_plat_data *pdata = pdev->dev.platform_data;
  159. struct m48t59_private *m48t59 = platform_get_drvdata(pdev);
  160. struct rtc_time *tm = &alrm->time;
  161. u8 mday, hour, min, sec;
  162. unsigned long flags;
  163. /* If no irq, we don't support ALARM */
  164. if (m48t59->irq == NO_IRQ)
  165. return -EIO;
  166. /*
  167. * 0xff means "always match"
  168. */
  169. mday = tm->tm_mday;
  170. mday = (mday >= 1 && mday <= 31) ? BIN2BCD(mday) : 0xff;
  171. if (mday == 0xff)
  172. mday = M48T59_READ(M48T59_MDAY);
  173. hour = tm->tm_hour;
  174. hour = (hour < 24) ? BIN2BCD(hour) : 0x00;
  175. min = tm->tm_min;
  176. min = (min < 60) ? BIN2BCD(min) : 0x00;
  177. sec = tm->tm_sec;
  178. sec = (sec < 60) ? BIN2BCD(sec) : 0x00;
  179. spin_lock_irqsave(&m48t59->lock, flags);
  180. /* Issue the WRITE command */
  181. M48T59_SET_BITS(M48T59_CNTL_WRITE, M48T59_CNTL);
  182. M48T59_WRITE(mday, M48T59_ALARM_DATE);
  183. M48T59_WRITE(hour, M48T59_ALARM_HOUR);
  184. M48T59_WRITE(min, M48T59_ALARM_MIN);
  185. M48T59_WRITE(sec, M48T59_ALARM_SEC);
  186. /* Clear the WRITE bit */
  187. M48T59_CLEAR_BITS(M48T59_CNTL_WRITE, M48T59_CNTL);
  188. spin_unlock_irqrestore(&m48t59->lock, flags);
  189. dev_dbg(dev, "RTC set alarm time %04d-%02d-%02d %02d/%02d/%02d\n",
  190. tm->tm_year + 1900, tm->tm_mon, tm->tm_mday,
  191. tm->tm_hour, tm->tm_min, tm->tm_sec);
  192. return 0;
  193. }
  194. /*
  195. * Handle commands from user-space
  196. */
  197. static int m48t59_rtc_ioctl(struct device *dev, unsigned int cmd,
  198. unsigned long arg)
  199. {
  200. struct platform_device *pdev = to_platform_device(dev);
  201. struct m48t59_plat_data *pdata = pdev->dev.platform_data;
  202. struct m48t59_private *m48t59 = platform_get_drvdata(pdev);
  203. unsigned long flags;
  204. int ret = 0;
  205. spin_lock_irqsave(&m48t59->lock, flags);
  206. switch (cmd) {
  207. case RTC_AIE_OFF: /* alarm interrupt off */
  208. M48T59_WRITE(0x00, M48T59_INTR);
  209. break;
  210. case RTC_AIE_ON: /* alarm interrupt on */
  211. M48T59_WRITE(M48T59_INTR_AFE, M48T59_INTR);
  212. break;
  213. default:
  214. ret = -ENOIOCTLCMD;
  215. break;
  216. }
  217. spin_unlock_irqrestore(&m48t59->lock, flags);
  218. return ret;
  219. }
  220. static int m48t59_rtc_proc(struct device *dev, struct seq_file *seq)
  221. {
  222. struct platform_device *pdev = to_platform_device(dev);
  223. struct m48t59_plat_data *pdata = pdev->dev.platform_data;
  224. struct m48t59_private *m48t59 = platform_get_drvdata(pdev);
  225. unsigned long flags;
  226. u8 val;
  227. spin_lock_irqsave(&m48t59->lock, flags);
  228. val = M48T59_READ(M48T59_FLAGS);
  229. spin_unlock_irqrestore(&m48t59->lock, flags);
  230. seq_printf(seq, "battery\t\t: %s\n",
  231. (val & M48T59_FLAGS_BF) ? "low" : "normal");
  232. return 0;
  233. }
  234. /*
  235. * IRQ handler for the RTC
  236. */
  237. static irqreturn_t m48t59_rtc_interrupt(int irq, void *dev_id)
  238. {
  239. struct device *dev = (struct device *)dev_id;
  240. struct platform_device *pdev = to_platform_device(dev);
  241. struct m48t59_plat_data *pdata = pdev->dev.platform_data;
  242. struct m48t59_private *m48t59 = platform_get_drvdata(pdev);
  243. u8 event;
  244. spin_lock(&m48t59->lock);
  245. event = M48T59_READ(M48T59_FLAGS);
  246. spin_unlock(&m48t59->lock);
  247. if (event & M48T59_FLAGS_AF) {
  248. rtc_update_irq(m48t59->rtc, 1, (RTC_AF | RTC_IRQF));
  249. return IRQ_HANDLED;
  250. }
  251. return IRQ_NONE;
  252. }
  253. static const struct rtc_class_ops m48t59_rtc_ops = {
  254. .ioctl = m48t59_rtc_ioctl,
  255. .read_time = m48t59_rtc_read_time,
  256. .set_time = m48t59_rtc_set_time,
  257. .read_alarm = m48t59_rtc_readalarm,
  258. .set_alarm = m48t59_rtc_setalarm,
  259. .proc = m48t59_rtc_proc,
  260. };
  261. static const struct rtc_class_ops m48t02_rtc_ops = {
  262. .read_time = m48t59_rtc_read_time,
  263. .set_time = m48t59_rtc_set_time,
  264. };
  265. static ssize_t m48t59_nvram_read(struct kobject *kobj,
  266. struct bin_attribute *bin_attr,
  267. char *buf, loff_t pos, size_t size)
  268. {
  269. struct device *dev = container_of(kobj, struct device, kobj);
  270. struct platform_device *pdev = to_platform_device(dev);
  271. struct m48t59_plat_data *pdata = pdev->dev.platform_data;
  272. struct m48t59_private *m48t59 = platform_get_drvdata(pdev);
  273. ssize_t cnt = 0;
  274. unsigned long flags;
  275. for (; size > 0 && pos < pdata->offset; cnt++, size--) {
  276. spin_lock_irqsave(&m48t59->lock, flags);
  277. *buf++ = M48T59_READ(cnt);
  278. spin_unlock_irqrestore(&m48t59->lock, flags);
  279. }
  280. return cnt;
  281. }
  282. static ssize_t m48t59_nvram_write(struct kobject *kobj,
  283. struct bin_attribute *bin_attr,
  284. char *buf, loff_t pos, size_t size)
  285. {
  286. struct device *dev = container_of(kobj, struct device, kobj);
  287. struct platform_device *pdev = to_platform_device(dev);
  288. struct m48t59_plat_data *pdata = pdev->dev.platform_data;
  289. struct m48t59_private *m48t59 = platform_get_drvdata(pdev);
  290. ssize_t cnt = 0;
  291. unsigned long flags;
  292. for (; size > 0 && pos < pdata->offset; cnt++, size--) {
  293. spin_lock_irqsave(&m48t59->lock, flags);
  294. M48T59_WRITE(*buf++, cnt);
  295. spin_unlock_irqrestore(&m48t59->lock, flags);
  296. }
  297. return cnt;
  298. }
  299. static struct bin_attribute m48t59_nvram_attr = {
  300. .attr = {
  301. .name = "nvram",
  302. .mode = S_IRUGO | S_IWUSR,
  303. .owner = THIS_MODULE,
  304. },
  305. .read = m48t59_nvram_read,
  306. .write = m48t59_nvram_write,
  307. };
  308. static int __devinit m48t59_rtc_probe(struct platform_device *pdev)
  309. {
  310. struct m48t59_plat_data *pdata = pdev->dev.platform_data;
  311. struct m48t59_private *m48t59 = NULL;
  312. struct resource *res;
  313. int ret = -ENOMEM;
  314. char *name;
  315. const struct rtc_class_ops *ops;
  316. /* This chip could be memory-mapped or I/O-mapped */
  317. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  318. if (!res) {
  319. res = platform_get_resource(pdev, IORESOURCE_IO, 0);
  320. if (!res)
  321. return -EINVAL;
  322. }
  323. if (res->flags & IORESOURCE_IO) {
  324. /* If we are I/O-mapped, the platform should provide
  325. * the operations accessing chip registers.
  326. */
  327. if (!pdata || !pdata->write_byte || !pdata->read_byte)
  328. return -EINVAL;
  329. } else if (res->flags & IORESOURCE_MEM) {
  330. /* we are memory-mapped */
  331. if (!pdata) {
  332. pdata = kzalloc(sizeof(*pdata), GFP_KERNEL);
  333. if (!pdata)
  334. return -ENOMEM;
  335. /* Ensure we only kmalloc platform data once */
  336. pdev->dev.platform_data = pdata;
  337. }
  338. if (!pdata->type)
  339. pdata->type = M48T59RTC_TYPE_M48T59;
  340. /* Try to use the generic memory read/write ops */
  341. if (!pdata->write_byte)
  342. pdata->write_byte = m48t59_mem_writeb;
  343. if (!pdata->read_byte)
  344. pdata->read_byte = m48t59_mem_readb;
  345. }
  346. m48t59 = kzalloc(sizeof(*m48t59), GFP_KERNEL);
  347. if (!m48t59)
  348. return -ENOMEM;
  349. m48t59->ioaddr = pdata->ioaddr;
  350. if (!m48t59->ioaddr) {
  351. /* ioaddr not mapped externally */
  352. m48t59->ioaddr = ioremap(res->start, res->end - res->start + 1);
  353. if (!m48t59->ioaddr)
  354. goto out;
  355. }
  356. /* Try to get irq number. We also can work in
  357. * the mode without IRQ.
  358. */
  359. m48t59->irq = platform_get_irq(pdev, 0);
  360. if (m48t59->irq < 0)
  361. m48t59->irq = NO_IRQ;
  362. if (m48t59->irq != NO_IRQ) {
  363. ret = request_irq(m48t59->irq, m48t59_rtc_interrupt,
  364. IRQF_SHARED, "rtc-m48t59", &pdev->dev);
  365. if (ret)
  366. goto out;
  367. }
  368. switch (pdata->type) {
  369. case M48T59RTC_TYPE_M48T59:
  370. name = "m48t59";
  371. ops = &m48t59_rtc_ops;
  372. pdata->offset = 0x1ff0;
  373. break;
  374. case M48T59RTC_TYPE_M48T02:
  375. name = "m48t02";
  376. ops = &m48t02_rtc_ops;
  377. pdata->offset = 0x7f0;
  378. break;
  379. case M48T59RTC_TYPE_M48T08:
  380. name = "m48t08";
  381. ops = &m48t02_rtc_ops;
  382. pdata->offset = 0x1ff0;
  383. break;
  384. default:
  385. dev_err(&pdev->dev, "Unknown RTC type\n");
  386. ret = -ENODEV;
  387. goto out;
  388. }
  389. m48t59->rtc = rtc_device_register(name, &pdev->dev, ops, THIS_MODULE);
  390. if (IS_ERR(m48t59->rtc)) {
  391. ret = PTR_ERR(m48t59->rtc);
  392. goto out;
  393. }
  394. m48t59_nvram_attr.size = pdata->offset;
  395. ret = sysfs_create_bin_file(&pdev->dev.kobj, &m48t59_nvram_attr);
  396. if (ret)
  397. goto out;
  398. spin_lock_init(&m48t59->lock);
  399. platform_set_drvdata(pdev, m48t59);
  400. return 0;
  401. out:
  402. if (!IS_ERR(m48t59->rtc))
  403. rtc_device_unregister(m48t59->rtc);
  404. if (m48t59->irq != NO_IRQ)
  405. free_irq(m48t59->irq, &pdev->dev);
  406. if (m48t59->ioaddr)
  407. iounmap(m48t59->ioaddr);
  408. if (m48t59)
  409. kfree(m48t59);
  410. return ret;
  411. }
  412. static int __devexit m48t59_rtc_remove(struct platform_device *pdev)
  413. {
  414. struct m48t59_private *m48t59 = platform_get_drvdata(pdev);
  415. struct m48t59_plat_data *pdata = pdev->dev.platform_data;
  416. sysfs_remove_bin_file(&pdev->dev.kobj, &m48t59_nvram_attr);
  417. if (!IS_ERR(m48t59->rtc))
  418. rtc_device_unregister(m48t59->rtc);
  419. if (m48t59->ioaddr && !pdata->ioaddr)
  420. iounmap(m48t59->ioaddr);
  421. if (m48t59->irq != NO_IRQ)
  422. free_irq(m48t59->irq, &pdev->dev);
  423. platform_set_drvdata(pdev, NULL);
  424. kfree(m48t59);
  425. return 0;
  426. }
  427. /* work with hotplug and coldplug */
  428. MODULE_ALIAS("platform:rtc-m48t59");
  429. static struct platform_driver m48t59_rtc_driver = {
  430. .driver = {
  431. .name = "rtc-m48t59",
  432. .owner = THIS_MODULE,
  433. },
  434. .probe = m48t59_rtc_probe,
  435. .remove = __devexit_p(m48t59_rtc_remove),
  436. };
  437. static int __init m48t59_rtc_init(void)
  438. {
  439. return platform_driver_register(&m48t59_rtc_driver);
  440. }
  441. static void __exit m48t59_rtc_exit(void)
  442. {
  443. platform_driver_unregister(&m48t59_rtc_driver);
  444. }
  445. module_init(m48t59_rtc_init);
  446. module_exit(m48t59_rtc_exit);
  447. MODULE_AUTHOR("Mark Zhan <rongkai.zhan@windriver.com>");
  448. MODULE_DESCRIPTION("M48T59/M48T02/M48T08 RTC driver");
  449. MODULE_LICENSE("GPL");