k2e-clocks.dtsi 1.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778
  1. /*
  2. * Copyright 2014 Texas Instruments, Inc.
  3. *
  4. * Keystone 2 Edison SoC specific device tree
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. */
  10. clocks {
  11. mainpllclk: mainpllclk@2310110 {
  12. #clock-cells = <0>;
  13. compatible = "ti,keystone,main-pll-clock";
  14. clocks = <&refclksys>;
  15. reg = <0x02620350 4>, <0x02310110 4>;
  16. reg-names = "control", "multiplier";
  17. fixed-postdiv = <2>;
  18. };
  19. papllclk: papllclk@2620358 {
  20. #clock-cells = <0>;
  21. compatible = "ti,keystone,pll-clock";
  22. clocks = <&refclkpass>;
  23. clock-output-names = "papllclk";
  24. reg = <0x02620358 4>;
  25. reg-names = "control";
  26. };
  27. ddr3apllclk: ddr3apllclk@2620360 {
  28. #clock-cells = <0>;
  29. compatible = "ti,keystone,pll-clock";
  30. clocks = <&refclkddr3a>;
  31. clock-output-names = "ddr-3a-pll-clk";
  32. reg = <0x02620360 4>;
  33. reg-names = "control";
  34. };
  35. clkusb1: clkusb1 {
  36. #clock-cells = <0>;
  37. compatible = "ti,keystone,psc-clock";
  38. clocks = <&chipclk16>;
  39. clock-output-names = "usb1";
  40. reg = <0x02350004 0xb00>, <0x02350000 0x400>;
  41. reg-names = "control", "domain";
  42. domain-id = <0>;
  43. };
  44. clkhyperlink0: clkhyperlink0 {
  45. #clock-cells = <0>;
  46. compatible = "ti,keystone,psc-clock";
  47. clocks = <&chipclk12>;
  48. clock-output-names = "hyperlink-0";
  49. reg = <0x02350030 0xb00>, <0x02350014 0x400>;
  50. reg-names = "control", "domain";
  51. domain-id = <5>;
  52. };
  53. clkpcie1: clkpcie1 {
  54. #clock-cells = <0>;
  55. compatible = "ti,keystone,psc-clock";
  56. clocks = <&chipclk12>;
  57. clock-output-names = "pcie1";
  58. reg = <0x0235006c 0xb00>, <0x02350048 0x400>;
  59. reg-names = "control", "domain";
  60. domain-id = <18>;
  61. };
  62. clkxge: clkxge {
  63. #clock-cells = <0>;
  64. compatible = "ti,keystone,psc-clock";
  65. clocks = <&chipclk13>;
  66. clock-output-names = "xge";
  67. reg = <0x023500c8 0xb00>, <0x02350074 0x400>;
  68. reg-names = "control", "domain";
  69. domain-id = <29>;
  70. };
  71. };