hix5hd2-clock.h 1.9 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071
  1. /*
  2. * Copyright (c) 2014 Linaro Ltd.
  3. * Copyright (c) 2014 Hisilicon Limited.
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms and conditions of the GNU General Public License,
  7. * version 2, as published by the Free Software Foundation.
  8. */
  9. #ifndef __DTS_HIX5HD2_CLOCK_H
  10. #define __DTS_HIX5HD2_CLOCK_H
  11. /* fixed rate */
  12. #define HIX5HD2_FIXED_1200M 1
  13. #define HIX5HD2_FIXED_400M 2
  14. #define HIX5HD2_FIXED_48M 3
  15. #define HIX5HD2_FIXED_24M 4
  16. #define HIX5HD2_FIXED_600M 5
  17. #define HIX5HD2_FIXED_300M 6
  18. #define HIX5HD2_FIXED_75M 7
  19. #define HIX5HD2_FIXED_200M 8
  20. #define HIX5HD2_FIXED_100M 9
  21. #define HIX5HD2_FIXED_40M 10
  22. #define HIX5HD2_FIXED_150M 11
  23. #define HIX5HD2_FIXED_1728M 12
  24. #define HIX5HD2_FIXED_28P8M 13
  25. #define HIX5HD2_FIXED_432M 14
  26. #define HIX5HD2_FIXED_345P6M 15
  27. #define HIX5HD2_FIXED_288M 16
  28. #define HIX5HD2_FIXED_60M 17
  29. #define HIX5HD2_FIXED_750M 18
  30. #define HIX5HD2_FIXED_500M 19
  31. #define HIX5HD2_FIXED_54M 20
  32. #define HIX5HD2_FIXED_27M 21
  33. #define HIX5HD2_FIXED_1500M 22
  34. #define HIX5HD2_FIXED_375M 23
  35. #define HIX5HD2_FIXED_187M 24
  36. #define HIX5HD2_FIXED_250M 25
  37. #define HIX5HD2_FIXED_125M 26
  38. #define HIX5HD2_FIXED_2P02M 27
  39. #define HIX5HD2_FIXED_50M 28
  40. #define HIX5HD2_FIXED_25M 29
  41. #define HIX5HD2_FIXED_83M 30
  42. /* mux clocks */
  43. #define HIX5HD2_SFC_MUX 64
  44. #define HIX5HD2_MMC_MUX 65
  45. #define HIX5HD2_FEPHY_MUX 66
  46. #define HIX5HD2_SD_MUX 67
  47. /* gate clocks */
  48. #define HIX5HD2_SFC_RST 128
  49. #define HIX5HD2_SFC_CLK 129
  50. #define HIX5HD2_MMC_CIU_CLK 130
  51. #define HIX5HD2_MMC_BIU_CLK 131
  52. #define HIX5HD2_MMC_CIU_RST 132
  53. #define HIX5HD2_FWD_BUS_CLK 133
  54. #define HIX5HD2_FWD_SYS_CLK 134
  55. #define HIX5HD2_MAC0_PHY_CLK 135
  56. #define HIX5HD2_SD_CIU_CLK 136
  57. #define HIX5HD2_SD_BIU_CLK 137
  58. #define HIX5HD2_SD_CIU_RST 138
  59. /* complex */
  60. #define HIX5HD2_MAC0_CLK 192
  61. #define HIX5HD2_MAC1_CLK 193
  62. #define HIX5HD2_SATA_CLK 194
  63. #define HIX5HD2_USB_CLK 195
  64. #define HIX5HD2_NR_CLKS 256
  65. #endif /* __DTS_HIX5HD2_CLOCK_H */