armada-370-db.dts 3.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178
  1. /*
  2. * Device Tree file for Marvell Armada 370 evaluation board
  3. * (DB-88F6710-BP-DDR3)
  4. *
  5. * Copyright (C) 2012 Marvell
  6. *
  7. * Lior Amsalem <alior@marvell.com>
  8. * Gregory CLEMENT <gregory.clement@free-electrons.com>
  9. * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
  10. *
  11. * This file is licensed under the terms of the GNU General Public
  12. * License version 2. This program is licensed "as is" without any
  13. * warranty of any kind, whether express or implied.
  14. */
  15. /dts-v1/;
  16. #include "armada-370.dtsi"
  17. / {
  18. model = "Marvell Armada 370 Evaluation Board";
  19. compatible = "marvell,a370-db", "marvell,armada370", "marvell,armada-370-xp";
  20. chosen {
  21. bootargs = "console=ttyS0,115200 earlyprintk";
  22. };
  23. memory {
  24. device_type = "memory";
  25. reg = <0x00000000 0x40000000>; /* 1 GB */
  26. };
  27. soc {
  28. ranges = <MBUS_ID(0xf0, 0x01) 0 0xd0000000 0x100000
  29. MBUS_ID(0x01, 0xe0) 0 0xfff00000 0x100000>;
  30. internal-regs {
  31. serial@12000 {
  32. clock-frequency = <200000000>;
  33. status = "okay";
  34. };
  35. sata@a0000 {
  36. nr-ports = <2>;
  37. status = "okay";
  38. };
  39. mdio {
  40. phy0: ethernet-phy@0 {
  41. reg = <0>;
  42. };
  43. phy1: ethernet-phy@1 {
  44. reg = <1>;
  45. };
  46. };
  47. ethernet@70000 {
  48. status = "okay";
  49. phy = <&phy0>;
  50. phy-mode = "rgmii-id";
  51. };
  52. ethernet@74000 {
  53. status = "okay";
  54. phy = <&phy1>;
  55. phy-mode = "rgmii-id";
  56. };
  57. i2c@11000 {
  58. pinctrl-0 = <&i2c0_pins>;
  59. pinctrl-names = "default";
  60. clock-frequency = <100000>;
  61. status = "okay";
  62. audio_codec: audio-codec@4a {
  63. compatible = "cirrus,cs42l51";
  64. reg = <0x4a>;
  65. };
  66. };
  67. audio-controller@30000 {
  68. pinctrl-0 = <&i2s_pins2>;
  69. pinctrl-names = "default";
  70. status = "okay";
  71. };
  72. mvsdio@d4000 {
  73. pinctrl-0 = <&sdio_pins1>;
  74. pinctrl-names = "default";
  75. /*
  76. * This device is disabled by default, because
  77. * using the SD card connector requires
  78. * changing the default CON40 connector
  79. * "DB-88F6710_MPP_2xRGMII_DEVICE_Jumper" to a
  80. * different connector
  81. * "DB-88F6710_MPP_RGMII_SD_Jumper".
  82. */
  83. status = "disabled";
  84. /* No CD or WP GPIOs */
  85. broken-cd;
  86. };
  87. pinctrl {
  88. /*
  89. * These pins might be muxed as I2S by
  90. * the bootloader, but it conflicts
  91. * with the real I2S pins that are
  92. * muxed using i2s_pins. We must mux
  93. * those pins to a function other than
  94. * I2S.
  95. */
  96. pinctrl-0 = <&hog_pins1 &hog_pins2>;
  97. pinctrl-names = "default";
  98. hog_pins1: hog-pins1 {
  99. marvell,pins = "mpp6", "mpp8", "mpp10",
  100. "mpp12", "mpp13";
  101. marvell,function = "gpio";
  102. };
  103. hog_pins2: hog-pins2 {
  104. marvell,pins = "mpp5", "mpp7", "mpp9";
  105. marvell,function = "gpo";
  106. };
  107. };
  108. usb@50000 {
  109. status = "okay";
  110. };
  111. usb@51000 {
  112. status = "okay";
  113. };
  114. spi0: spi@10600 {
  115. status = "okay";
  116. spi-flash@0 {
  117. #address-cells = <1>;
  118. #size-cells = <1>;
  119. compatible = "mx25l25635e";
  120. reg = <0>; /* Chip select 0 */
  121. spi-max-frequency = <50000000>;
  122. };
  123. };
  124. };
  125. pcie-controller {
  126. status = "okay";
  127. /*
  128. * The two PCIe units are accessible through
  129. * both standard PCIe slots and mini-PCIe
  130. * slots on the board.
  131. */
  132. pcie@1,0 {
  133. /* Port 0, Lane 0 */
  134. status = "okay";
  135. };
  136. pcie@2,0 {
  137. /* Port 1, Lane 0 */
  138. status = "okay";
  139. };
  140. };
  141. };
  142. sound {
  143. compatible = "marvell,a370db-audio";
  144. marvell,audio-controller = <&audio_controller>;
  145. marvell,audio-codec = <&audio_codec &spdif_out &spdif_in>;
  146. status = "okay";
  147. };
  148. spdif_out: spdif-out {
  149. compatible = "linux,spdif-dit";
  150. };
  151. spdif_in: spdif-in {
  152. compatible = "linux,spdif-dir";
  153. };
  154. };