am33xx.dtsi 19 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835
  1. /*
  2. * Device Tree Source for AM33XX SoC
  3. *
  4. * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
  5. *
  6. * This file is licensed under the terms of the GNU General Public License
  7. * version 2. This program is licensed "as is" without any warranty of any
  8. * kind, whether express or implied.
  9. */
  10. #include <dt-bindings/gpio/gpio.h>
  11. #include <dt-bindings/pinctrl/am33xx.h>
  12. #include "skeleton.dtsi"
  13. / {
  14. compatible = "ti,am33xx";
  15. interrupt-parent = <&intc>;
  16. aliases {
  17. i2c0 = &i2c0;
  18. i2c1 = &i2c1;
  19. i2c2 = &i2c2;
  20. serial0 = &uart0;
  21. serial1 = &uart1;
  22. serial2 = &uart2;
  23. serial3 = &uart3;
  24. serial4 = &uart4;
  25. serial5 = &uart5;
  26. d_can0 = &dcan0;
  27. d_can1 = &dcan1;
  28. usb0 = &usb0;
  29. usb1 = &usb1;
  30. phy0 = &usb0_phy;
  31. phy1 = &usb1_phy;
  32. ethernet0 = &cpsw_emac0;
  33. ethernet1 = &cpsw_emac1;
  34. };
  35. cpus {
  36. #address-cells = <1>;
  37. #size-cells = <0>;
  38. cpu@0 {
  39. compatible = "arm,cortex-a8";
  40. device_type = "cpu";
  41. reg = <0>;
  42. /*
  43. * To consider voltage drop between PMIC and SoC,
  44. * tolerance value is reduced to 2% from 4% and
  45. * voltage value is increased as a precaution.
  46. */
  47. operating-points = <
  48. /* kHz uV */
  49. 720000 1285000
  50. 600000 1225000
  51. 500000 1125000
  52. 275000 1125000
  53. >;
  54. voltage-tolerance = <2>; /* 2 percentage */
  55. clocks = <&dpll_mpu_ck>;
  56. clock-names = "cpu";
  57. clock-latency = <300000>; /* From omap-cpufreq driver */
  58. };
  59. };
  60. pmu {
  61. compatible = "arm,cortex-a8-pmu";
  62. interrupts = <3>;
  63. };
  64. /*
  65. * The soc node represents the soc top level view. It is used for IPs
  66. * that are not memory mapped in the MPU view or for the MPU itself.
  67. */
  68. soc {
  69. compatible = "ti,omap-infra";
  70. mpu {
  71. compatible = "ti,omap3-mpu";
  72. ti,hwmods = "mpu";
  73. };
  74. };
  75. am33xx_pinmux: pinmux@44e10800 {
  76. compatible = "pinctrl-single";
  77. reg = <0x44e10800 0x0238>;
  78. #address-cells = <1>;
  79. #size-cells = <0>;
  80. pinctrl-single,register-width = <32>;
  81. pinctrl-single,function-mask = <0x7f>;
  82. };
  83. /*
  84. * XXX: Use a flat representation of the AM33XX interconnect.
  85. * The real AM33XX interconnect network is quite complex. Since
  86. * it will not bring real advantage to represent that in DT
  87. * for the moment, just use a fake OCP bus entry to represent
  88. * the whole bus hierarchy.
  89. */
  90. ocp {
  91. compatible = "simple-bus";
  92. #address-cells = <1>;
  93. #size-cells = <1>;
  94. ranges;
  95. ti,hwmods = "l3_main";
  96. prcm: prcm@44e00000 {
  97. compatible = "ti,am3-prcm";
  98. reg = <0x44e00000 0x4000>;
  99. prcm_clocks: clocks {
  100. #address-cells = <1>;
  101. #size-cells = <0>;
  102. };
  103. prcm_clockdomains: clockdomains {
  104. };
  105. };
  106. scrm: scrm@44e10000 {
  107. compatible = "ti,am3-scrm";
  108. reg = <0x44e10000 0x2000>;
  109. scrm_clocks: clocks {
  110. #address-cells = <1>;
  111. #size-cells = <0>;
  112. };
  113. scrm_clockdomains: clockdomains {
  114. };
  115. };
  116. intc: interrupt-controller@48200000 {
  117. compatible = "ti,omap2-intc";
  118. interrupt-controller;
  119. #interrupt-cells = <1>;
  120. ti,intc-size = <128>;
  121. reg = <0x48200000 0x1000>;
  122. };
  123. edma: edma@49000000 {
  124. compatible = "ti,edma3";
  125. ti,hwmods = "tpcc", "tptc0", "tptc1", "tptc2";
  126. reg = <0x49000000 0x10000>,
  127. <0x44e10f90 0x40>;
  128. interrupts = <12 13 14>;
  129. #dma-cells = <1>;
  130. dma-channels = <64>;
  131. ti,edma-regions = <4>;
  132. ti,edma-slots = <256>;
  133. };
  134. gpio0: gpio@44e07000 {
  135. compatible = "ti,omap4-gpio";
  136. ti,hwmods = "gpio1";
  137. gpio-controller;
  138. #gpio-cells = <2>;
  139. interrupt-controller;
  140. #interrupt-cells = <2>;
  141. reg = <0x44e07000 0x1000>;
  142. interrupts = <96>;
  143. };
  144. gpio1: gpio@4804c000 {
  145. compatible = "ti,omap4-gpio";
  146. ti,hwmods = "gpio2";
  147. gpio-controller;
  148. #gpio-cells = <2>;
  149. interrupt-controller;
  150. #interrupt-cells = <2>;
  151. reg = <0x4804c000 0x1000>;
  152. interrupts = <98>;
  153. };
  154. gpio2: gpio@481ac000 {
  155. compatible = "ti,omap4-gpio";
  156. ti,hwmods = "gpio3";
  157. gpio-controller;
  158. #gpio-cells = <2>;
  159. interrupt-controller;
  160. #interrupt-cells = <2>;
  161. reg = <0x481ac000 0x1000>;
  162. interrupts = <32>;
  163. };
  164. gpio3: gpio@481ae000 {
  165. compatible = "ti,omap4-gpio";
  166. ti,hwmods = "gpio4";
  167. gpio-controller;
  168. #gpio-cells = <2>;
  169. interrupt-controller;
  170. #interrupt-cells = <2>;
  171. reg = <0x481ae000 0x1000>;
  172. interrupts = <62>;
  173. };
  174. uart0: serial@44e09000 {
  175. compatible = "ti,omap3-uart";
  176. ti,hwmods = "uart1";
  177. clock-frequency = <48000000>;
  178. reg = <0x44e09000 0x2000>;
  179. interrupts = <72>;
  180. status = "disabled";
  181. };
  182. uart1: serial@48022000 {
  183. compatible = "ti,omap3-uart";
  184. ti,hwmods = "uart2";
  185. clock-frequency = <48000000>;
  186. reg = <0x48022000 0x2000>;
  187. interrupts = <73>;
  188. status = "disabled";
  189. };
  190. uart2: serial@48024000 {
  191. compatible = "ti,omap3-uart";
  192. ti,hwmods = "uart3";
  193. clock-frequency = <48000000>;
  194. reg = <0x48024000 0x2000>;
  195. interrupts = <74>;
  196. status = "disabled";
  197. };
  198. uart3: serial@481a6000 {
  199. compatible = "ti,omap3-uart";
  200. ti,hwmods = "uart4";
  201. clock-frequency = <48000000>;
  202. reg = <0x481a6000 0x2000>;
  203. interrupts = <44>;
  204. status = "disabled";
  205. };
  206. uart4: serial@481a8000 {
  207. compatible = "ti,omap3-uart";
  208. ti,hwmods = "uart5";
  209. clock-frequency = <48000000>;
  210. reg = <0x481a8000 0x2000>;
  211. interrupts = <45>;
  212. status = "disabled";
  213. };
  214. uart5: serial@481aa000 {
  215. compatible = "ti,omap3-uart";
  216. ti,hwmods = "uart6";
  217. clock-frequency = <48000000>;
  218. reg = <0x481aa000 0x2000>;
  219. interrupts = <46>;
  220. status = "disabled";
  221. };
  222. i2c0: i2c@44e0b000 {
  223. compatible = "ti,omap4-i2c";
  224. #address-cells = <1>;
  225. #size-cells = <0>;
  226. ti,hwmods = "i2c1";
  227. reg = <0x44e0b000 0x1000>;
  228. interrupts = <70>;
  229. status = "disabled";
  230. };
  231. i2c1: i2c@4802a000 {
  232. compatible = "ti,omap4-i2c";
  233. #address-cells = <1>;
  234. #size-cells = <0>;
  235. ti,hwmods = "i2c2";
  236. reg = <0x4802a000 0x1000>;
  237. interrupts = <71>;
  238. status = "disabled";
  239. };
  240. i2c2: i2c@4819c000 {
  241. compatible = "ti,omap4-i2c";
  242. #address-cells = <1>;
  243. #size-cells = <0>;
  244. ti,hwmods = "i2c3";
  245. reg = <0x4819c000 0x1000>;
  246. interrupts = <30>;
  247. status = "disabled";
  248. };
  249. mmc1: mmc@48060000 {
  250. compatible = "ti,omap4-hsmmc";
  251. ti,hwmods = "mmc1";
  252. ti,dual-volt;
  253. ti,needs-special-reset;
  254. ti,needs-special-hs-handling;
  255. dmas = <&edma 24
  256. &edma 25>;
  257. dma-names = "tx", "rx";
  258. interrupts = <64>;
  259. interrupt-parent = <&intc>;
  260. reg = <0x48060000 0x1000>;
  261. status = "disabled";
  262. };
  263. mmc2: mmc@481d8000 {
  264. compatible = "ti,omap4-hsmmc";
  265. ti,hwmods = "mmc2";
  266. ti,needs-special-reset;
  267. dmas = <&edma 2
  268. &edma 3>;
  269. dma-names = "tx", "rx";
  270. interrupts = <28>;
  271. interrupt-parent = <&intc>;
  272. reg = <0x481d8000 0x1000>;
  273. status = "disabled";
  274. };
  275. mmc3: mmc@47810000 {
  276. compatible = "ti,omap4-hsmmc";
  277. ti,hwmods = "mmc3";
  278. ti,needs-special-reset;
  279. interrupts = <29>;
  280. interrupt-parent = <&intc>;
  281. reg = <0x47810000 0x1000>;
  282. status = "disabled";
  283. };
  284. hwspinlock: spinlock@480ca000 {
  285. compatible = "ti,omap4-hwspinlock";
  286. reg = <0x480ca000 0x1000>;
  287. ti,hwmods = "spinlock";
  288. #hwlock-cells = <1>;
  289. };
  290. wdt2: wdt@44e35000 {
  291. compatible = "ti,omap3-wdt";
  292. ti,hwmods = "wd_timer2";
  293. reg = <0x44e35000 0x1000>;
  294. interrupts = <91>;
  295. };
  296. dcan0: d_can@481cc000 {
  297. compatible = "bosch,d_can";
  298. ti,hwmods = "d_can0";
  299. reg = <0x481cc000 0x2000
  300. 0x44e10644 0x4>;
  301. interrupts = <52>;
  302. status = "disabled";
  303. };
  304. dcan1: d_can@481d0000 {
  305. compatible = "bosch,d_can";
  306. ti,hwmods = "d_can1";
  307. reg = <0x481d0000 0x2000
  308. 0x44e10644 0x4>;
  309. interrupts = <55>;
  310. status = "disabled";
  311. };
  312. timer1: timer@44e31000 {
  313. compatible = "ti,am335x-timer-1ms";
  314. reg = <0x44e31000 0x400>;
  315. interrupts = <67>;
  316. ti,hwmods = "timer1";
  317. ti,timer-alwon;
  318. };
  319. timer2: timer@48040000 {
  320. compatible = "ti,am335x-timer";
  321. reg = <0x48040000 0x400>;
  322. interrupts = <68>;
  323. ti,hwmods = "timer2";
  324. };
  325. timer3: timer@48042000 {
  326. compatible = "ti,am335x-timer";
  327. reg = <0x48042000 0x400>;
  328. interrupts = <69>;
  329. ti,hwmods = "timer3";
  330. };
  331. timer4: timer@48044000 {
  332. compatible = "ti,am335x-timer";
  333. reg = <0x48044000 0x400>;
  334. interrupts = <92>;
  335. ti,hwmods = "timer4";
  336. ti,timer-pwm;
  337. };
  338. timer5: timer@48046000 {
  339. compatible = "ti,am335x-timer";
  340. reg = <0x48046000 0x400>;
  341. interrupts = <93>;
  342. ti,hwmods = "timer5";
  343. ti,timer-pwm;
  344. };
  345. timer6: timer@48048000 {
  346. compatible = "ti,am335x-timer";
  347. reg = <0x48048000 0x400>;
  348. interrupts = <94>;
  349. ti,hwmods = "timer6";
  350. ti,timer-pwm;
  351. };
  352. timer7: timer@4804a000 {
  353. compatible = "ti,am335x-timer";
  354. reg = <0x4804a000 0x400>;
  355. interrupts = <95>;
  356. ti,hwmods = "timer7";
  357. ti,timer-pwm;
  358. };
  359. rtc: rtc@44e3e000 {
  360. compatible = "ti,da830-rtc";
  361. reg = <0x44e3e000 0x1000>;
  362. interrupts = <75
  363. 76>;
  364. ti,hwmods = "rtc";
  365. };
  366. spi0: spi@48030000 {
  367. compatible = "ti,omap4-mcspi";
  368. #address-cells = <1>;
  369. #size-cells = <0>;
  370. reg = <0x48030000 0x400>;
  371. interrupts = <65>;
  372. ti,spi-num-cs = <2>;
  373. ti,hwmods = "spi0";
  374. dmas = <&edma 16
  375. &edma 17
  376. &edma 18
  377. &edma 19>;
  378. dma-names = "tx0", "rx0", "tx1", "rx1";
  379. status = "disabled";
  380. };
  381. spi1: spi@481a0000 {
  382. compatible = "ti,omap4-mcspi";
  383. #address-cells = <1>;
  384. #size-cells = <0>;
  385. reg = <0x481a0000 0x400>;
  386. interrupts = <125>;
  387. ti,spi-num-cs = <2>;
  388. ti,hwmods = "spi1";
  389. dmas = <&edma 42
  390. &edma 43
  391. &edma 44
  392. &edma 45>;
  393. dma-names = "tx0", "rx0", "tx1", "rx1";
  394. status = "disabled";
  395. };
  396. usb: usb@47400000 {
  397. compatible = "ti,am33xx-usb";
  398. reg = <0x47400000 0x1000>;
  399. ranges;
  400. #address-cells = <1>;
  401. #size-cells = <1>;
  402. ti,hwmods = "usb_otg_hs";
  403. status = "disabled";
  404. usb_ctrl_mod: control@44e10620 {
  405. compatible = "ti,am335x-usb-ctrl-module";
  406. reg = <0x44e10620 0x10
  407. 0x44e10648 0x4>;
  408. reg-names = "phy_ctrl", "wakeup";
  409. status = "disabled";
  410. };
  411. usb0_phy: usb-phy@47401300 {
  412. compatible = "ti,am335x-usb-phy";
  413. reg = <0x47401300 0x100>;
  414. reg-names = "phy";
  415. status = "disabled";
  416. ti,ctrl_mod = <&usb_ctrl_mod>;
  417. };
  418. usb0: usb@47401000 {
  419. compatible = "ti,musb-am33xx";
  420. status = "disabled";
  421. reg = <0x47401400 0x400
  422. 0x47401000 0x200>;
  423. reg-names = "mc", "control";
  424. interrupts = <18>;
  425. interrupt-names = "mc";
  426. dr_mode = "otg";
  427. mentor,multipoint = <1>;
  428. mentor,num-eps = <16>;
  429. mentor,ram-bits = <12>;
  430. mentor,power = <500>;
  431. phys = <&usb0_phy>;
  432. dmas = <&cppi41dma 0 0 &cppi41dma 1 0
  433. &cppi41dma 2 0 &cppi41dma 3 0
  434. &cppi41dma 4 0 &cppi41dma 5 0
  435. &cppi41dma 6 0 &cppi41dma 7 0
  436. &cppi41dma 8 0 &cppi41dma 9 0
  437. &cppi41dma 10 0 &cppi41dma 11 0
  438. &cppi41dma 12 0 &cppi41dma 13 0
  439. &cppi41dma 14 0 &cppi41dma 0 1
  440. &cppi41dma 1 1 &cppi41dma 2 1
  441. &cppi41dma 3 1 &cppi41dma 4 1
  442. &cppi41dma 5 1 &cppi41dma 6 1
  443. &cppi41dma 7 1 &cppi41dma 8 1
  444. &cppi41dma 9 1 &cppi41dma 10 1
  445. &cppi41dma 11 1 &cppi41dma 12 1
  446. &cppi41dma 13 1 &cppi41dma 14 1>;
  447. dma-names =
  448. "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
  449. "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
  450. "rx14", "rx15",
  451. "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
  452. "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
  453. "tx14", "tx15";
  454. };
  455. usb1_phy: usb-phy@47401b00 {
  456. compatible = "ti,am335x-usb-phy";
  457. reg = <0x47401b00 0x100>;
  458. reg-names = "phy";
  459. status = "disabled";
  460. ti,ctrl_mod = <&usb_ctrl_mod>;
  461. };
  462. usb1: usb@47401800 {
  463. compatible = "ti,musb-am33xx";
  464. status = "disabled";
  465. reg = <0x47401c00 0x400
  466. 0x47401800 0x200>;
  467. reg-names = "mc", "control";
  468. interrupts = <19>;
  469. interrupt-names = "mc";
  470. dr_mode = "otg";
  471. mentor,multipoint = <1>;
  472. mentor,num-eps = <16>;
  473. mentor,ram-bits = <12>;
  474. mentor,power = <500>;
  475. phys = <&usb1_phy>;
  476. dmas = <&cppi41dma 15 0 &cppi41dma 16 0
  477. &cppi41dma 17 0 &cppi41dma 18 0
  478. &cppi41dma 19 0 &cppi41dma 20 0
  479. &cppi41dma 21 0 &cppi41dma 22 0
  480. &cppi41dma 23 0 &cppi41dma 24 0
  481. &cppi41dma 25 0 &cppi41dma 26 0
  482. &cppi41dma 27 0 &cppi41dma 28 0
  483. &cppi41dma 29 0 &cppi41dma 15 1
  484. &cppi41dma 16 1 &cppi41dma 17 1
  485. &cppi41dma 18 1 &cppi41dma 19 1
  486. &cppi41dma 20 1 &cppi41dma 21 1
  487. &cppi41dma 22 1 &cppi41dma 23 1
  488. &cppi41dma 24 1 &cppi41dma 25 1
  489. &cppi41dma 26 1 &cppi41dma 27 1
  490. &cppi41dma 28 1 &cppi41dma 29 1>;
  491. dma-names =
  492. "rx1", "rx2", "rx3", "rx4", "rx5", "rx6", "rx7",
  493. "rx8", "rx9", "rx10", "rx11", "rx12", "rx13",
  494. "rx14", "rx15",
  495. "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", "tx7",
  496. "tx8", "tx9", "tx10", "tx11", "tx12", "tx13",
  497. "tx14", "tx15";
  498. };
  499. cppi41dma: dma-controller@47402000 {
  500. compatible = "ti,am3359-cppi41";
  501. reg = <0x47400000 0x1000
  502. 0x47402000 0x1000
  503. 0x47403000 0x1000
  504. 0x47404000 0x4000>;
  505. reg-names = "glue", "controller", "scheduler", "queuemgr";
  506. interrupts = <17>;
  507. interrupt-names = "glue";
  508. #dma-cells = <2>;
  509. #dma-channels = <30>;
  510. #dma-requests = <256>;
  511. status = "disabled";
  512. };
  513. };
  514. epwmss0: epwmss@48300000 {
  515. compatible = "ti,am33xx-pwmss";
  516. reg = <0x48300000 0x10>;
  517. ti,hwmods = "epwmss0";
  518. #address-cells = <1>;
  519. #size-cells = <1>;
  520. status = "disabled";
  521. ranges = <0x48300100 0x48300100 0x80 /* ECAP */
  522. 0x48300180 0x48300180 0x80 /* EQEP */
  523. 0x48300200 0x48300200 0x80>; /* EHRPWM */
  524. ecap0: ecap@48300100 {
  525. compatible = "ti,am33xx-ecap";
  526. #pwm-cells = <3>;
  527. reg = <0x48300100 0x80>;
  528. interrupts = <31>;
  529. interrupt-names = "ecap0";
  530. ti,hwmods = "ecap0";
  531. status = "disabled";
  532. };
  533. ehrpwm0: ehrpwm@48300200 {
  534. compatible = "ti,am33xx-ehrpwm";
  535. #pwm-cells = <3>;
  536. reg = <0x48300200 0x80>;
  537. ti,hwmods = "ehrpwm0";
  538. status = "disabled";
  539. };
  540. };
  541. epwmss1: epwmss@48302000 {
  542. compatible = "ti,am33xx-pwmss";
  543. reg = <0x48302000 0x10>;
  544. ti,hwmods = "epwmss1";
  545. #address-cells = <1>;
  546. #size-cells = <1>;
  547. status = "disabled";
  548. ranges = <0x48302100 0x48302100 0x80 /* ECAP */
  549. 0x48302180 0x48302180 0x80 /* EQEP */
  550. 0x48302200 0x48302200 0x80>; /* EHRPWM */
  551. ecap1: ecap@48302100 {
  552. compatible = "ti,am33xx-ecap";
  553. #pwm-cells = <3>;
  554. reg = <0x48302100 0x80>;
  555. interrupts = <47>;
  556. interrupt-names = "ecap1";
  557. ti,hwmods = "ecap1";
  558. status = "disabled";
  559. };
  560. ehrpwm1: ehrpwm@48302200 {
  561. compatible = "ti,am33xx-ehrpwm";
  562. #pwm-cells = <3>;
  563. reg = <0x48302200 0x80>;
  564. ti,hwmods = "ehrpwm1";
  565. status = "disabled";
  566. };
  567. };
  568. epwmss2: epwmss@48304000 {
  569. compatible = "ti,am33xx-pwmss";
  570. reg = <0x48304000 0x10>;
  571. ti,hwmods = "epwmss2";
  572. #address-cells = <1>;
  573. #size-cells = <1>;
  574. status = "disabled";
  575. ranges = <0x48304100 0x48304100 0x80 /* ECAP */
  576. 0x48304180 0x48304180 0x80 /* EQEP */
  577. 0x48304200 0x48304200 0x80>; /* EHRPWM */
  578. ecap2: ecap@48304100 {
  579. compatible = "ti,am33xx-ecap";
  580. #pwm-cells = <3>;
  581. reg = <0x48304100 0x80>;
  582. interrupts = <61>;
  583. interrupt-names = "ecap2";
  584. ti,hwmods = "ecap2";
  585. status = "disabled";
  586. };
  587. ehrpwm2: ehrpwm@48304200 {
  588. compatible = "ti,am33xx-ehrpwm";
  589. #pwm-cells = <3>;
  590. reg = <0x48304200 0x80>;
  591. ti,hwmods = "ehrpwm2";
  592. status = "disabled";
  593. };
  594. };
  595. mac: ethernet@4a100000 {
  596. compatible = "ti,cpsw";
  597. ti,hwmods = "cpgmac0";
  598. cpdma_channels = <8>;
  599. ale_entries = <1024>;
  600. bd_ram_size = <0x2000>;
  601. no_bd_ram = <0>;
  602. rx_descs = <64>;
  603. mac_control = <0x20>;
  604. slaves = <2>;
  605. active_slave = <0>;
  606. cpts_clock_mult = <0x80000000>;
  607. cpts_clock_shift = <29>;
  608. reg = <0x4a100000 0x800
  609. 0x4a101200 0x100>;
  610. #address-cells = <1>;
  611. #size-cells = <1>;
  612. interrupt-parent = <&intc>;
  613. /*
  614. * c0_rx_thresh_pend
  615. * c0_rx_pend
  616. * c0_tx_pend
  617. * c0_misc_pend
  618. */
  619. interrupts = <40 41 42 43>;
  620. ranges;
  621. davinci_mdio: mdio@4a101000 {
  622. compatible = "ti,davinci_mdio";
  623. #address-cells = <1>;
  624. #size-cells = <0>;
  625. ti,hwmods = "davinci_mdio";
  626. bus_freq = <1000000>;
  627. reg = <0x4a101000 0x100>;
  628. };
  629. cpsw_emac0: slave@4a100200 {
  630. /* Filled in by U-Boot */
  631. mac-address = [ 00 00 00 00 00 00 ];
  632. };
  633. cpsw_emac1: slave@4a100300 {
  634. /* Filled in by U-Boot */
  635. mac-address = [ 00 00 00 00 00 00 ];
  636. };
  637. phy_sel: cpsw-phy-sel@44e10650 {
  638. compatible = "ti,am3352-cpsw-phy-sel";
  639. reg= <0x44e10650 0x4>;
  640. reg-names = "gmii-sel";
  641. };
  642. };
  643. ocmcram: ocmcram@40300000 {
  644. compatible = "ti,am3352-ocmcram";
  645. reg = <0x40300000 0x10000>;
  646. ti,hwmods = "ocmcram";
  647. };
  648. wkup_m3: wkup_m3@44d00000 {
  649. compatible = "ti,am3353-wkup-m3";
  650. reg = <0x44d00000 0x4000 /* M3 UMEM */
  651. 0x44d80000 0x2000>; /* M3 DMEM */
  652. ti,hwmods = "wkup_m3";
  653. ti,no-reset-on-init;
  654. };
  655. elm: elm@48080000 {
  656. compatible = "ti,am3352-elm";
  657. reg = <0x48080000 0x2000>;
  658. interrupts = <4>;
  659. ti,hwmods = "elm";
  660. status = "disabled";
  661. };
  662. lcdc: lcdc@4830e000 {
  663. compatible = "ti,am33xx-tilcdc";
  664. reg = <0x4830e000 0x1000>;
  665. interrupt-parent = <&intc>;
  666. interrupts = <36>;
  667. ti,hwmods = "lcdc";
  668. status = "disabled";
  669. };
  670. tscadc: tscadc@44e0d000 {
  671. compatible = "ti,am3359-tscadc";
  672. reg = <0x44e0d000 0x1000>;
  673. interrupt-parent = <&intc>;
  674. interrupts = <16>;
  675. ti,hwmods = "adc_tsc";
  676. status = "disabled";
  677. tsc {
  678. compatible = "ti,am3359-tsc";
  679. };
  680. am335x_adc: adc {
  681. #io-channel-cells = <1>;
  682. compatible = "ti,am3359-adc";
  683. };
  684. };
  685. gpmc: gpmc@50000000 {
  686. compatible = "ti,am3352-gpmc";
  687. ti,hwmods = "gpmc";
  688. ti,no-idle-on-init;
  689. reg = <0x50000000 0x2000>;
  690. interrupts = <100>;
  691. gpmc,num-cs = <7>;
  692. gpmc,num-waitpins = <2>;
  693. #address-cells = <2>;
  694. #size-cells = <1>;
  695. status = "disabled";
  696. };
  697. sham: sham@53100000 {
  698. compatible = "ti,omap4-sham";
  699. ti,hwmods = "sham";
  700. reg = <0x53100000 0x200>;
  701. interrupts = <109>;
  702. dmas = <&edma 36>;
  703. dma-names = "rx";
  704. };
  705. aes: aes@53500000 {
  706. compatible = "ti,omap4-aes";
  707. ti,hwmods = "aes";
  708. reg = <0x53500000 0xa0>;
  709. interrupts = <103>;
  710. dmas = <&edma 6>,
  711. <&edma 5>;
  712. dma-names = "tx", "rx";
  713. };
  714. mcasp0: mcasp@48038000 {
  715. compatible = "ti,am33xx-mcasp-audio";
  716. ti,hwmods = "mcasp0";
  717. reg = <0x48038000 0x2000>,
  718. <0x46000000 0x400000>;
  719. reg-names = "mpu", "dat";
  720. interrupts = <80>, <81>;
  721. interrupt-names = "tx", "rx";
  722. status = "disabled";
  723. dmas = <&edma 8>,
  724. <&edma 9>;
  725. dma-names = "tx", "rx";
  726. };
  727. mcasp1: mcasp@4803C000 {
  728. compatible = "ti,am33xx-mcasp-audio";
  729. ti,hwmods = "mcasp1";
  730. reg = <0x4803C000 0x2000>,
  731. <0x46400000 0x400000>;
  732. reg-names = "mpu", "dat";
  733. interrupts = <82>, <83>;
  734. interrupt-names = "tx", "rx";
  735. status = "disabled";
  736. dmas = <&edma 10>,
  737. <&edma 11>;
  738. dma-names = "tx", "rx";
  739. };
  740. rng: rng@48310000 {
  741. compatible = "ti,omap4-rng";
  742. ti,hwmods = "rng";
  743. reg = <0x48310000 0x2000>;
  744. interrupts = <111>;
  745. };
  746. };
  747. };
  748. /include/ "am33xx-clocks.dtsi"