intel_panel.c 35 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218
  1. /*
  2. * Copyright © 2006-2010 Intel Corporation
  3. * Copyright (c) 2006 Dave Airlie <airlied@linux.ie>
  4. *
  5. * Permission is hereby granted, free of charge, to any person obtaining a
  6. * copy of this software and associated documentation files (the "Software"),
  7. * to deal in the Software without restriction, including without limitation
  8. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  9. * and/or sell copies of the Software, and to permit persons to whom the
  10. * Software is furnished to do so, subject to the following conditions:
  11. *
  12. * The above copyright notice and this permission notice (including the next
  13. * paragraph) shall be included in all copies or substantial portions of the
  14. * Software.
  15. *
  16. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  17. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  18. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  19. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  20. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  21. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  22. * DEALINGS IN THE SOFTWARE.
  23. *
  24. * Authors:
  25. * Eric Anholt <eric@anholt.net>
  26. * Dave Airlie <airlied@linux.ie>
  27. * Jesse Barnes <jesse.barnes@intel.com>
  28. * Chris Wilson <chris@chris-wilson.co.uk>
  29. */
  30. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  31. #include <linux/moduleparam.h>
  32. #include "intel_drv.h"
  33. #define PCI_LBPC 0xf4 /* legacy/combination backlight modes */
  34. void
  35. intel_fixed_panel_mode(const struct drm_display_mode *fixed_mode,
  36. struct drm_display_mode *adjusted_mode)
  37. {
  38. drm_mode_copy(adjusted_mode, fixed_mode);
  39. drm_mode_set_crtcinfo(adjusted_mode, 0);
  40. }
  41. /* adjusted_mode has been preset to be the panel's fixed mode */
  42. void
  43. intel_pch_panel_fitting(struct intel_crtc *intel_crtc,
  44. struct intel_crtc_config *pipe_config,
  45. int fitting_mode)
  46. {
  47. struct drm_display_mode *adjusted_mode;
  48. int x, y, width, height;
  49. adjusted_mode = &pipe_config->adjusted_mode;
  50. x = y = width = height = 0;
  51. /* Native modes don't need fitting */
  52. if (adjusted_mode->hdisplay == pipe_config->pipe_src_w &&
  53. adjusted_mode->vdisplay == pipe_config->pipe_src_h)
  54. goto done;
  55. switch (fitting_mode) {
  56. case DRM_MODE_SCALE_CENTER:
  57. width = pipe_config->pipe_src_w;
  58. height = pipe_config->pipe_src_h;
  59. x = (adjusted_mode->hdisplay - width + 1)/2;
  60. y = (adjusted_mode->vdisplay - height + 1)/2;
  61. break;
  62. case DRM_MODE_SCALE_ASPECT:
  63. /* Scale but preserve the aspect ratio */
  64. {
  65. u32 scaled_width = adjusted_mode->hdisplay
  66. * pipe_config->pipe_src_h;
  67. u32 scaled_height = pipe_config->pipe_src_w
  68. * adjusted_mode->vdisplay;
  69. if (scaled_width > scaled_height) { /* pillar */
  70. width = scaled_height / pipe_config->pipe_src_h;
  71. if (width & 1)
  72. width++;
  73. x = (adjusted_mode->hdisplay - width + 1) / 2;
  74. y = 0;
  75. height = adjusted_mode->vdisplay;
  76. } else if (scaled_width < scaled_height) { /* letter */
  77. height = scaled_width / pipe_config->pipe_src_w;
  78. if (height & 1)
  79. height++;
  80. y = (adjusted_mode->vdisplay - height + 1) / 2;
  81. x = 0;
  82. width = adjusted_mode->hdisplay;
  83. } else {
  84. x = y = 0;
  85. width = adjusted_mode->hdisplay;
  86. height = adjusted_mode->vdisplay;
  87. }
  88. }
  89. break;
  90. case DRM_MODE_SCALE_FULLSCREEN:
  91. x = y = 0;
  92. width = adjusted_mode->hdisplay;
  93. height = adjusted_mode->vdisplay;
  94. break;
  95. default:
  96. WARN(1, "bad panel fit mode: %d\n", fitting_mode);
  97. return;
  98. }
  99. done:
  100. pipe_config->pch_pfit.pos = (x << 16) | y;
  101. pipe_config->pch_pfit.size = (width << 16) | height;
  102. pipe_config->pch_pfit.enabled = pipe_config->pch_pfit.size != 0;
  103. }
  104. static void
  105. centre_horizontally(struct drm_display_mode *mode,
  106. int width)
  107. {
  108. u32 border, sync_pos, blank_width, sync_width;
  109. /* keep the hsync and hblank widths constant */
  110. sync_width = mode->crtc_hsync_end - mode->crtc_hsync_start;
  111. blank_width = mode->crtc_hblank_end - mode->crtc_hblank_start;
  112. sync_pos = (blank_width - sync_width + 1) / 2;
  113. border = (mode->hdisplay - width + 1) / 2;
  114. border += border & 1; /* make the border even */
  115. mode->crtc_hdisplay = width;
  116. mode->crtc_hblank_start = width + border;
  117. mode->crtc_hblank_end = mode->crtc_hblank_start + blank_width;
  118. mode->crtc_hsync_start = mode->crtc_hblank_start + sync_pos;
  119. mode->crtc_hsync_end = mode->crtc_hsync_start + sync_width;
  120. }
  121. static void
  122. centre_vertically(struct drm_display_mode *mode,
  123. int height)
  124. {
  125. u32 border, sync_pos, blank_width, sync_width;
  126. /* keep the vsync and vblank widths constant */
  127. sync_width = mode->crtc_vsync_end - mode->crtc_vsync_start;
  128. blank_width = mode->crtc_vblank_end - mode->crtc_vblank_start;
  129. sync_pos = (blank_width - sync_width + 1) / 2;
  130. border = (mode->vdisplay - height + 1) / 2;
  131. mode->crtc_vdisplay = height;
  132. mode->crtc_vblank_start = height + border;
  133. mode->crtc_vblank_end = mode->crtc_vblank_start + blank_width;
  134. mode->crtc_vsync_start = mode->crtc_vblank_start + sync_pos;
  135. mode->crtc_vsync_end = mode->crtc_vsync_start + sync_width;
  136. }
  137. static inline u32 panel_fitter_scaling(u32 source, u32 target)
  138. {
  139. /*
  140. * Floating point operation is not supported. So the FACTOR
  141. * is defined, which can avoid the floating point computation
  142. * when calculating the panel ratio.
  143. */
  144. #define ACCURACY 12
  145. #define FACTOR (1 << ACCURACY)
  146. u32 ratio = source * FACTOR / target;
  147. return (FACTOR * ratio + FACTOR/2) / FACTOR;
  148. }
  149. static void i965_scale_aspect(struct intel_crtc_config *pipe_config,
  150. u32 *pfit_control)
  151. {
  152. struct drm_display_mode *adjusted_mode = &pipe_config->adjusted_mode;
  153. u32 scaled_width = adjusted_mode->hdisplay *
  154. pipe_config->pipe_src_h;
  155. u32 scaled_height = pipe_config->pipe_src_w *
  156. adjusted_mode->vdisplay;
  157. /* 965+ is easy, it does everything in hw */
  158. if (scaled_width > scaled_height)
  159. *pfit_control |= PFIT_ENABLE |
  160. PFIT_SCALING_PILLAR;
  161. else if (scaled_width < scaled_height)
  162. *pfit_control |= PFIT_ENABLE |
  163. PFIT_SCALING_LETTER;
  164. else if (adjusted_mode->hdisplay != pipe_config->pipe_src_w)
  165. *pfit_control |= PFIT_ENABLE | PFIT_SCALING_AUTO;
  166. }
  167. static void i9xx_scale_aspect(struct intel_crtc_config *pipe_config,
  168. u32 *pfit_control, u32 *pfit_pgm_ratios,
  169. u32 *border)
  170. {
  171. struct drm_display_mode *adjusted_mode = &pipe_config->adjusted_mode;
  172. u32 scaled_width = adjusted_mode->hdisplay *
  173. pipe_config->pipe_src_h;
  174. u32 scaled_height = pipe_config->pipe_src_w *
  175. adjusted_mode->vdisplay;
  176. u32 bits;
  177. /*
  178. * For earlier chips we have to calculate the scaling
  179. * ratio by hand and program it into the
  180. * PFIT_PGM_RATIO register
  181. */
  182. if (scaled_width > scaled_height) { /* pillar */
  183. centre_horizontally(adjusted_mode,
  184. scaled_height /
  185. pipe_config->pipe_src_h);
  186. *border = LVDS_BORDER_ENABLE;
  187. if (pipe_config->pipe_src_h != adjusted_mode->vdisplay) {
  188. bits = panel_fitter_scaling(pipe_config->pipe_src_h,
  189. adjusted_mode->vdisplay);
  190. *pfit_pgm_ratios |= (bits << PFIT_HORIZ_SCALE_SHIFT |
  191. bits << PFIT_VERT_SCALE_SHIFT);
  192. *pfit_control |= (PFIT_ENABLE |
  193. VERT_INTERP_BILINEAR |
  194. HORIZ_INTERP_BILINEAR);
  195. }
  196. } else if (scaled_width < scaled_height) { /* letter */
  197. centre_vertically(adjusted_mode,
  198. scaled_width /
  199. pipe_config->pipe_src_w);
  200. *border = LVDS_BORDER_ENABLE;
  201. if (pipe_config->pipe_src_w != adjusted_mode->hdisplay) {
  202. bits = panel_fitter_scaling(pipe_config->pipe_src_w,
  203. adjusted_mode->hdisplay);
  204. *pfit_pgm_ratios |= (bits << PFIT_HORIZ_SCALE_SHIFT |
  205. bits << PFIT_VERT_SCALE_SHIFT);
  206. *pfit_control |= (PFIT_ENABLE |
  207. VERT_INTERP_BILINEAR |
  208. HORIZ_INTERP_BILINEAR);
  209. }
  210. } else {
  211. /* Aspects match, Let hw scale both directions */
  212. *pfit_control |= (PFIT_ENABLE |
  213. VERT_AUTO_SCALE | HORIZ_AUTO_SCALE |
  214. VERT_INTERP_BILINEAR |
  215. HORIZ_INTERP_BILINEAR);
  216. }
  217. }
  218. void intel_gmch_panel_fitting(struct intel_crtc *intel_crtc,
  219. struct intel_crtc_config *pipe_config,
  220. int fitting_mode)
  221. {
  222. struct drm_device *dev = intel_crtc->base.dev;
  223. u32 pfit_control = 0, pfit_pgm_ratios = 0, border = 0;
  224. struct drm_display_mode *adjusted_mode;
  225. adjusted_mode = &pipe_config->adjusted_mode;
  226. /* Native modes don't need fitting */
  227. if (adjusted_mode->hdisplay == pipe_config->pipe_src_w &&
  228. adjusted_mode->vdisplay == pipe_config->pipe_src_h)
  229. goto out;
  230. switch (fitting_mode) {
  231. case DRM_MODE_SCALE_CENTER:
  232. /*
  233. * For centered modes, we have to calculate border widths &
  234. * heights and modify the values programmed into the CRTC.
  235. */
  236. centre_horizontally(adjusted_mode, pipe_config->pipe_src_w);
  237. centre_vertically(adjusted_mode, pipe_config->pipe_src_h);
  238. border = LVDS_BORDER_ENABLE;
  239. break;
  240. case DRM_MODE_SCALE_ASPECT:
  241. /* Scale but preserve the aspect ratio */
  242. if (INTEL_INFO(dev)->gen >= 4)
  243. i965_scale_aspect(pipe_config, &pfit_control);
  244. else
  245. i9xx_scale_aspect(pipe_config, &pfit_control,
  246. &pfit_pgm_ratios, &border);
  247. break;
  248. case DRM_MODE_SCALE_FULLSCREEN:
  249. /*
  250. * Full scaling, even if it changes the aspect ratio.
  251. * Fortunately this is all done for us in hw.
  252. */
  253. if (pipe_config->pipe_src_h != adjusted_mode->vdisplay ||
  254. pipe_config->pipe_src_w != adjusted_mode->hdisplay) {
  255. pfit_control |= PFIT_ENABLE;
  256. if (INTEL_INFO(dev)->gen >= 4)
  257. pfit_control |= PFIT_SCALING_AUTO;
  258. else
  259. pfit_control |= (VERT_AUTO_SCALE |
  260. VERT_INTERP_BILINEAR |
  261. HORIZ_AUTO_SCALE |
  262. HORIZ_INTERP_BILINEAR);
  263. }
  264. break;
  265. default:
  266. WARN(1, "bad panel fit mode: %d\n", fitting_mode);
  267. return;
  268. }
  269. /* 965+ wants fuzzy fitting */
  270. /* FIXME: handle multiple panels by failing gracefully */
  271. if (INTEL_INFO(dev)->gen >= 4)
  272. pfit_control |= ((intel_crtc->pipe << PFIT_PIPE_SHIFT) |
  273. PFIT_FILTER_FUZZY);
  274. out:
  275. if ((pfit_control & PFIT_ENABLE) == 0) {
  276. pfit_control = 0;
  277. pfit_pgm_ratios = 0;
  278. }
  279. /* Make sure pre-965 set dither correctly for 18bpp panels. */
  280. if (INTEL_INFO(dev)->gen < 4 && pipe_config->pipe_bpp == 18)
  281. pfit_control |= PANEL_8TO6_DITHER_ENABLE;
  282. pipe_config->gmch_pfit.control = pfit_control;
  283. pipe_config->gmch_pfit.pgm_ratios = pfit_pgm_ratios;
  284. pipe_config->gmch_pfit.lvds_border_bits = border;
  285. }
  286. static int is_backlight_combination_mode(struct drm_device *dev)
  287. {
  288. struct drm_i915_private *dev_priv = dev->dev_private;
  289. if (IS_GEN4(dev))
  290. return I915_READ(BLC_PWM_CTL2) & BLM_COMBINATION_MODE;
  291. if (IS_GEN2(dev))
  292. return I915_READ(BLC_PWM_CTL) & BLM_LEGACY_MODE;
  293. return 0;
  294. }
  295. static u32 pch_get_max_backlight(struct intel_connector *connector)
  296. {
  297. struct drm_device *dev = connector->base.dev;
  298. struct drm_i915_private *dev_priv = dev->dev_private;
  299. u32 val;
  300. val = I915_READ(BLC_PWM_PCH_CTL2);
  301. if (dev_priv->regfile.saveBLC_PWM_CTL2 == 0) {
  302. dev_priv->regfile.saveBLC_PWM_CTL2 = val;
  303. } else if (val == 0) {
  304. val = dev_priv->regfile.saveBLC_PWM_CTL2;
  305. I915_WRITE(BLC_PWM_PCH_CTL2, val);
  306. }
  307. val >>= 16;
  308. return val;
  309. }
  310. static u32 i9xx_get_max_backlight(struct intel_connector *connector)
  311. {
  312. struct drm_device *dev = connector->base.dev;
  313. struct drm_i915_private *dev_priv = dev->dev_private;
  314. u32 val;
  315. val = I915_READ(BLC_PWM_CTL);
  316. if (dev_priv->regfile.saveBLC_PWM_CTL == 0) {
  317. dev_priv->regfile.saveBLC_PWM_CTL = val;
  318. } else if (val == 0) {
  319. val = dev_priv->regfile.saveBLC_PWM_CTL;
  320. I915_WRITE(BLC_PWM_CTL, val);
  321. }
  322. val >>= 17;
  323. if (is_backlight_combination_mode(dev))
  324. val *= 0xff;
  325. return val;
  326. }
  327. static u32 i965_get_max_backlight(struct intel_connector *connector)
  328. {
  329. struct drm_device *dev = connector->base.dev;
  330. struct drm_i915_private *dev_priv = dev->dev_private;
  331. u32 val;
  332. val = I915_READ(BLC_PWM_CTL);
  333. if (dev_priv->regfile.saveBLC_PWM_CTL == 0) {
  334. dev_priv->regfile.saveBLC_PWM_CTL = val;
  335. dev_priv->regfile.saveBLC_PWM_CTL2 = I915_READ(BLC_PWM_CTL2);
  336. } else if (val == 0) {
  337. val = dev_priv->regfile.saveBLC_PWM_CTL;
  338. I915_WRITE(BLC_PWM_CTL, val);
  339. I915_WRITE(BLC_PWM_CTL2, dev_priv->regfile.saveBLC_PWM_CTL2);
  340. }
  341. val >>= 16;
  342. if (is_backlight_combination_mode(dev))
  343. val *= 0xff;
  344. return val;
  345. }
  346. static u32 _vlv_get_max_backlight(struct drm_device *dev, enum pipe pipe)
  347. {
  348. struct drm_i915_private *dev_priv = dev->dev_private;
  349. u32 val;
  350. val = I915_READ(VLV_BLC_PWM_CTL(pipe));
  351. if (dev_priv->regfile.saveBLC_PWM_CTL == 0) {
  352. dev_priv->regfile.saveBLC_PWM_CTL = val;
  353. dev_priv->regfile.saveBLC_PWM_CTL2 =
  354. I915_READ(VLV_BLC_PWM_CTL2(pipe));
  355. } else if (val == 0) {
  356. val = dev_priv->regfile.saveBLC_PWM_CTL;
  357. I915_WRITE(VLV_BLC_PWM_CTL(pipe), val);
  358. I915_WRITE(VLV_BLC_PWM_CTL2(pipe),
  359. dev_priv->regfile.saveBLC_PWM_CTL2);
  360. }
  361. if (!val)
  362. val = 0x0f42ffff;
  363. val >>= 16;
  364. return val;
  365. }
  366. static u32 vlv_get_max_backlight(struct intel_connector *connector)
  367. {
  368. struct drm_device *dev = connector->base.dev;
  369. enum pipe pipe = intel_get_pipe_from_connector(connector);
  370. return _vlv_get_max_backlight(dev, pipe);
  371. }
  372. static u32 intel_panel_get_max_backlight(struct intel_connector *connector)
  373. {
  374. struct drm_device *dev = connector->base.dev;
  375. struct drm_i915_private *dev_priv = dev->dev_private;
  376. u32 max;
  377. WARN_ON_SMP(!spin_is_locked(&dev_priv->backlight_lock));
  378. max = dev_priv->display.get_max_backlight(connector);
  379. DRM_DEBUG_DRIVER("max backlight PWM = %d\n", max);
  380. return max;
  381. }
  382. static int i915_panel_invert_brightness;
  383. MODULE_PARM_DESC(invert_brightness, "Invert backlight brightness "
  384. "(-1 force normal, 0 machine defaults, 1 force inversion), please "
  385. "report PCI device ID, subsystem vendor and subsystem device ID "
  386. "to dri-devel@lists.freedesktop.org, if your machine needs it. "
  387. "It will then be included in an upcoming module version.");
  388. module_param_named(invert_brightness, i915_panel_invert_brightness, int, 0600);
  389. static u32 intel_panel_compute_brightness(struct intel_connector *connector,
  390. u32 val)
  391. {
  392. struct drm_device *dev = connector->base.dev;
  393. struct drm_i915_private *dev_priv = dev->dev_private;
  394. struct intel_panel *panel = &connector->panel;
  395. WARN_ON(panel->backlight.max == 0);
  396. if (i915_panel_invert_brightness < 0)
  397. return val;
  398. if (i915_panel_invert_brightness > 0 ||
  399. dev_priv->quirks & QUIRK_INVERT_BRIGHTNESS) {
  400. return panel->backlight.max - val;
  401. }
  402. return val;
  403. }
  404. static u32 pch_get_backlight(struct intel_connector *connector)
  405. {
  406. struct drm_device *dev = connector->base.dev;
  407. struct drm_i915_private *dev_priv = dev->dev_private;
  408. return I915_READ(BLC_PWM_CPU_CTL) & BACKLIGHT_DUTY_CYCLE_MASK;
  409. }
  410. static u32 i9xx_get_backlight(struct intel_connector *connector)
  411. {
  412. struct drm_device *dev = connector->base.dev;
  413. struct drm_i915_private *dev_priv = dev->dev_private;
  414. struct intel_panel *panel = &connector->panel;
  415. u32 val;
  416. val = I915_READ(BLC_PWM_CTL) & BACKLIGHT_DUTY_CYCLE_MASK;
  417. if (INTEL_INFO(dev)->gen < 4)
  418. val >>= 1;
  419. if (panel->backlight.combination_mode) {
  420. u8 lbpc;
  421. pci_read_config_byte(dev->pdev, PCI_LBPC, &lbpc);
  422. val *= lbpc;
  423. }
  424. return val;
  425. }
  426. static u32 _vlv_get_backlight(struct drm_device *dev, enum pipe pipe)
  427. {
  428. struct drm_i915_private *dev_priv = dev->dev_private;
  429. return I915_READ(VLV_BLC_PWM_CTL(pipe)) & BACKLIGHT_DUTY_CYCLE_MASK;
  430. }
  431. static u32 vlv_get_backlight(struct intel_connector *connector)
  432. {
  433. struct drm_device *dev = connector->base.dev;
  434. enum pipe pipe = intel_get_pipe_from_connector(connector);
  435. return _vlv_get_backlight(dev, pipe);
  436. }
  437. static u32 intel_panel_get_backlight(struct intel_connector *connector)
  438. {
  439. struct drm_device *dev = connector->base.dev;
  440. struct drm_i915_private *dev_priv = dev->dev_private;
  441. u32 val;
  442. unsigned long flags;
  443. spin_lock_irqsave(&dev_priv->backlight_lock, flags);
  444. val = dev_priv->display.get_backlight(connector);
  445. val = intel_panel_compute_brightness(connector, val);
  446. spin_unlock_irqrestore(&dev_priv->backlight_lock, flags);
  447. DRM_DEBUG_DRIVER("get backlight PWM = %d\n", val);
  448. return val;
  449. }
  450. static void pch_set_backlight(struct intel_connector *connector, u32 level)
  451. {
  452. struct drm_device *dev = connector->base.dev;
  453. struct drm_i915_private *dev_priv = dev->dev_private;
  454. u32 tmp;
  455. tmp = I915_READ(BLC_PWM_CPU_CTL) & ~BACKLIGHT_DUTY_CYCLE_MASK;
  456. I915_WRITE(BLC_PWM_CPU_CTL, tmp | level);
  457. }
  458. static void i9xx_set_backlight(struct intel_connector *connector, u32 level)
  459. {
  460. struct drm_device *dev = connector->base.dev;
  461. struct drm_i915_private *dev_priv = dev->dev_private;
  462. struct intel_panel *panel = &connector->panel;
  463. u32 tmp, mask;
  464. WARN_ON(panel->backlight.max == 0);
  465. if (panel->backlight.combination_mode) {
  466. u8 lbpc;
  467. lbpc = level * 0xfe / panel->backlight.max + 1;
  468. level /= lbpc;
  469. pci_write_config_byte(dev->pdev, PCI_LBPC, lbpc);
  470. }
  471. if (IS_GEN4(dev)) {
  472. mask = BACKLIGHT_DUTY_CYCLE_MASK;
  473. } else {
  474. level <<= 1;
  475. mask = BACKLIGHT_DUTY_CYCLE_MASK_PNV;
  476. }
  477. tmp = I915_READ(BLC_PWM_CTL) & ~mask;
  478. I915_WRITE(BLC_PWM_CTL, tmp | level);
  479. }
  480. static void vlv_set_backlight(struct intel_connector *connector, u32 level)
  481. {
  482. struct drm_device *dev = connector->base.dev;
  483. struct drm_i915_private *dev_priv = dev->dev_private;
  484. enum pipe pipe = intel_get_pipe_from_connector(connector);
  485. u32 tmp;
  486. tmp = I915_READ(VLV_BLC_PWM_CTL(pipe)) & ~BACKLIGHT_DUTY_CYCLE_MASK;
  487. I915_WRITE(VLV_BLC_PWM_CTL(pipe), tmp | level);
  488. }
  489. static void
  490. intel_panel_actually_set_backlight(struct intel_connector *connector, u32 level)
  491. {
  492. struct drm_device *dev = connector->base.dev;
  493. struct drm_i915_private *dev_priv = dev->dev_private;
  494. DRM_DEBUG_DRIVER("set backlight PWM = %d\n", level);
  495. level = intel_panel_compute_brightness(connector, level);
  496. dev_priv->display.set_backlight(connector, level);
  497. }
  498. /* set backlight brightness to level in range [0..max] */
  499. void intel_panel_set_backlight(struct intel_connector *connector, u32 level,
  500. u32 max)
  501. {
  502. struct drm_device *dev = connector->base.dev;
  503. struct drm_i915_private *dev_priv = dev->dev_private;
  504. struct intel_panel *panel = &connector->panel;
  505. enum pipe pipe = intel_get_pipe_from_connector(connector);
  506. u32 freq;
  507. unsigned long flags;
  508. if (pipe == INVALID_PIPE)
  509. return;
  510. spin_lock_irqsave(&dev_priv->backlight_lock, flags);
  511. WARN_ON(panel->backlight.max == 0);
  512. /* scale to hardware max, but be careful to not overflow */
  513. freq = panel->backlight.max;
  514. if (freq < max)
  515. level = level * freq / max;
  516. else
  517. level = freq / max * level;
  518. panel->backlight.level = level;
  519. if (panel->backlight.device)
  520. panel->backlight.device->props.brightness = level;
  521. if (panel->backlight.enabled)
  522. intel_panel_actually_set_backlight(connector, level);
  523. spin_unlock_irqrestore(&dev_priv->backlight_lock, flags);
  524. }
  525. static void pch_disable_backlight(struct intel_connector *connector)
  526. {
  527. struct drm_device *dev = connector->base.dev;
  528. struct drm_i915_private *dev_priv = dev->dev_private;
  529. u32 tmp;
  530. intel_panel_actually_set_backlight(connector, 0);
  531. tmp = I915_READ(BLC_PWM_CPU_CTL2);
  532. I915_WRITE(BLC_PWM_CPU_CTL2, tmp & ~BLM_PWM_ENABLE);
  533. tmp = I915_READ(BLC_PWM_PCH_CTL1);
  534. I915_WRITE(BLC_PWM_PCH_CTL1, tmp & ~BLM_PCH_PWM_ENABLE);
  535. }
  536. static void i9xx_disable_backlight(struct intel_connector *connector)
  537. {
  538. intel_panel_actually_set_backlight(connector, 0);
  539. }
  540. static void i965_disable_backlight(struct intel_connector *connector)
  541. {
  542. struct drm_device *dev = connector->base.dev;
  543. struct drm_i915_private *dev_priv = dev->dev_private;
  544. u32 tmp;
  545. intel_panel_actually_set_backlight(connector, 0);
  546. tmp = I915_READ(BLC_PWM_CTL2);
  547. I915_WRITE(BLC_PWM_CTL2, tmp & ~BLM_PWM_ENABLE);
  548. }
  549. static void vlv_disable_backlight(struct intel_connector *connector)
  550. {
  551. struct drm_device *dev = connector->base.dev;
  552. struct drm_i915_private *dev_priv = dev->dev_private;
  553. enum pipe pipe = intel_get_pipe_from_connector(connector);
  554. u32 tmp;
  555. intel_panel_actually_set_backlight(connector, 0);
  556. tmp = I915_READ(VLV_BLC_PWM_CTL2(pipe));
  557. I915_WRITE(VLV_BLC_PWM_CTL2(pipe), tmp & ~BLM_PWM_ENABLE);
  558. }
  559. void intel_panel_disable_backlight(struct intel_connector *connector)
  560. {
  561. struct drm_device *dev = connector->base.dev;
  562. struct drm_i915_private *dev_priv = dev->dev_private;
  563. struct intel_panel *panel = &connector->panel;
  564. enum pipe pipe = intel_get_pipe_from_connector(connector);
  565. unsigned long flags;
  566. if (pipe == INVALID_PIPE)
  567. return;
  568. /*
  569. * Do not disable backlight on the vgaswitcheroo path. When switching
  570. * away from i915, the other client may depend on i915 to handle the
  571. * backlight. This will leave the backlight on unnecessarily when
  572. * another client is not activated.
  573. */
  574. if (dev->switch_power_state == DRM_SWITCH_POWER_CHANGING) {
  575. DRM_DEBUG_DRIVER("Skipping backlight disable on vga switch\n");
  576. return;
  577. }
  578. spin_lock_irqsave(&dev_priv->backlight_lock, flags);
  579. panel->backlight.enabled = false;
  580. dev_priv->display.disable_backlight(connector);
  581. spin_unlock_irqrestore(&dev_priv->backlight_lock, flags);
  582. }
  583. static void pch_enable_backlight(struct intel_connector *connector)
  584. {
  585. struct drm_device *dev = connector->base.dev;
  586. struct drm_i915_private *dev_priv = dev->dev_private;
  587. struct intel_panel *panel = &connector->panel;
  588. enum pipe pipe = intel_get_pipe_from_connector(connector);
  589. enum transcoder cpu_transcoder =
  590. intel_pipe_to_cpu_transcoder(dev_priv, pipe);
  591. u32 cpu_ctl2, pch_ctl1, pch_ctl2;
  592. cpu_ctl2 = I915_READ(BLC_PWM_CPU_CTL2);
  593. if (cpu_ctl2 & BLM_PWM_ENABLE) {
  594. WARN(1, "cpu backlight already enabled\n");
  595. cpu_ctl2 &= ~BLM_PWM_ENABLE;
  596. I915_WRITE(BLC_PWM_CPU_CTL2, cpu_ctl2);
  597. }
  598. pch_ctl1 = I915_READ(BLC_PWM_PCH_CTL1);
  599. if (pch_ctl1 & BLM_PCH_PWM_ENABLE) {
  600. DRM_DEBUG_KMS("pch backlight already enabled\n");
  601. pch_ctl1 &= ~BLM_PCH_PWM_ENABLE;
  602. I915_WRITE(BLC_PWM_PCH_CTL1, pch_ctl1);
  603. }
  604. if (cpu_transcoder == TRANSCODER_EDP)
  605. cpu_ctl2 = BLM_TRANSCODER_EDP;
  606. else
  607. cpu_ctl2 = BLM_PIPE(cpu_transcoder);
  608. I915_WRITE(BLC_PWM_CPU_CTL2, cpu_ctl2);
  609. POSTING_READ(BLC_PWM_CPU_CTL2);
  610. I915_WRITE(BLC_PWM_CPU_CTL2, cpu_ctl2 | BLM_PWM_ENABLE);
  611. /* This won't stick until the above enable. */
  612. intel_panel_actually_set_backlight(connector, panel->backlight.level);
  613. pch_ctl2 = panel->backlight.max << 16;
  614. I915_WRITE(BLC_PWM_PCH_CTL2, pch_ctl2);
  615. /* XXX: transitional */
  616. if (dev_priv->quirks & QUIRK_NO_PCH_PWM_ENABLE)
  617. return;
  618. pch_ctl1 = 0;
  619. if (panel->backlight.active_low_pwm)
  620. pch_ctl1 |= BLM_PCH_POLARITY;
  621. I915_WRITE(BLC_PWM_PCH_CTL1, pch_ctl1);
  622. POSTING_READ(BLC_PWM_PCH_CTL1);
  623. I915_WRITE(BLC_PWM_PCH_CTL1, pch_ctl1 | BLM_PCH_PWM_ENABLE);
  624. }
  625. static void i9xx_enable_backlight(struct intel_connector *connector)
  626. {
  627. struct drm_device *dev = connector->base.dev;
  628. struct drm_i915_private *dev_priv = dev->dev_private;
  629. struct intel_panel *panel = &connector->panel;
  630. u32 ctl, freq;
  631. ctl = I915_READ(BLC_PWM_CTL);
  632. if (ctl & BACKLIGHT_DUTY_CYCLE_MASK_PNV) {
  633. WARN(1, "backlight already enabled\n");
  634. I915_WRITE(BLC_PWM_CTL, 0);
  635. }
  636. freq = panel->backlight.max;
  637. if (panel->backlight.combination_mode)
  638. freq /= 0xff;
  639. ctl = freq << 17;
  640. if (IS_GEN2(dev) && panel->backlight.combination_mode)
  641. ctl |= BLM_LEGACY_MODE;
  642. if (IS_PINEVIEW(dev) && panel->backlight.active_low_pwm)
  643. ctl |= BLM_POLARITY_PNV;
  644. I915_WRITE(BLC_PWM_CTL, ctl);
  645. POSTING_READ(BLC_PWM_CTL);
  646. /* XXX: combine this into above write? */
  647. intel_panel_actually_set_backlight(connector, panel->backlight.level);
  648. }
  649. static void i965_enable_backlight(struct intel_connector *connector)
  650. {
  651. struct drm_device *dev = connector->base.dev;
  652. struct drm_i915_private *dev_priv = dev->dev_private;
  653. struct intel_panel *panel = &connector->panel;
  654. enum pipe pipe = intel_get_pipe_from_connector(connector);
  655. u32 ctl, ctl2, freq;
  656. ctl2 = I915_READ(BLC_PWM_CTL2);
  657. if (ctl2 & BLM_PWM_ENABLE) {
  658. WARN(1, "backlight already enabled\n");
  659. ctl2 &= ~BLM_PWM_ENABLE;
  660. I915_WRITE(BLC_PWM_CTL2, ctl2);
  661. }
  662. freq = panel->backlight.max;
  663. if (panel->backlight.combination_mode)
  664. freq /= 0xff;
  665. ctl = freq << 16;
  666. I915_WRITE(BLC_PWM_CTL, ctl);
  667. /* XXX: combine this into above write? */
  668. intel_panel_actually_set_backlight(connector, panel->backlight.level);
  669. ctl2 = BLM_PIPE(pipe);
  670. if (panel->backlight.combination_mode)
  671. ctl2 |= BLM_COMBINATION_MODE;
  672. if (panel->backlight.active_low_pwm)
  673. ctl2 |= BLM_POLARITY_I965;
  674. I915_WRITE(BLC_PWM_CTL2, ctl2);
  675. POSTING_READ(BLC_PWM_CTL2);
  676. I915_WRITE(BLC_PWM_CTL2, ctl2 | BLM_PWM_ENABLE);
  677. }
  678. static void vlv_enable_backlight(struct intel_connector *connector)
  679. {
  680. struct drm_device *dev = connector->base.dev;
  681. struct drm_i915_private *dev_priv = dev->dev_private;
  682. struct intel_panel *panel = &connector->panel;
  683. enum pipe pipe = intel_get_pipe_from_connector(connector);
  684. u32 ctl, ctl2;
  685. ctl2 = I915_READ(VLV_BLC_PWM_CTL2(pipe));
  686. if (ctl2 & BLM_PWM_ENABLE) {
  687. WARN(1, "backlight already enabled\n");
  688. ctl2 &= ~BLM_PWM_ENABLE;
  689. I915_WRITE(VLV_BLC_PWM_CTL2(pipe), ctl2);
  690. }
  691. ctl = panel->backlight.max << 16;
  692. I915_WRITE(VLV_BLC_PWM_CTL(pipe), ctl);
  693. /* XXX: combine this into above write? */
  694. intel_panel_actually_set_backlight(connector, panel->backlight.level);
  695. ctl2 = 0;
  696. if (panel->backlight.active_low_pwm)
  697. ctl2 |= BLM_POLARITY_I965;
  698. I915_WRITE(VLV_BLC_PWM_CTL2(pipe), ctl2);
  699. POSTING_READ(VLV_BLC_PWM_CTL2(pipe));
  700. I915_WRITE(VLV_BLC_PWM_CTL2(pipe), ctl2 | BLM_PWM_ENABLE);
  701. }
  702. void intel_panel_enable_backlight(struct intel_connector *connector)
  703. {
  704. struct drm_device *dev = connector->base.dev;
  705. struct drm_i915_private *dev_priv = dev->dev_private;
  706. struct intel_panel *panel = &connector->panel;
  707. enum pipe pipe = intel_get_pipe_from_connector(connector);
  708. unsigned long flags;
  709. if (pipe == INVALID_PIPE)
  710. return;
  711. DRM_DEBUG_KMS("pipe %c\n", pipe_name(pipe));
  712. spin_lock_irqsave(&dev_priv->backlight_lock, flags);
  713. /* XXX: transitional, call to make sure freq is set */
  714. intel_panel_get_max_backlight(connector);
  715. WARN_ON(panel->backlight.max == 0);
  716. if (panel->backlight.level == 0) {
  717. panel->backlight.level = panel->backlight.max;
  718. if (panel->backlight.device)
  719. panel->backlight.device->props.brightness =
  720. panel->backlight.level;
  721. }
  722. dev_priv->display.enable_backlight(connector);
  723. panel->backlight.enabled = true;
  724. spin_unlock_irqrestore(&dev_priv->backlight_lock, flags);
  725. }
  726. enum drm_connector_status
  727. intel_panel_detect(struct drm_device *dev)
  728. {
  729. struct drm_i915_private *dev_priv = dev->dev_private;
  730. /* Assume that the BIOS does not lie through the OpRegion... */
  731. if (!i915_panel_ignore_lid && dev_priv->opregion.lid_state) {
  732. return ioread32(dev_priv->opregion.lid_state) & 0x1 ?
  733. connector_status_connected :
  734. connector_status_disconnected;
  735. }
  736. switch (i915_panel_ignore_lid) {
  737. case -2:
  738. return connector_status_connected;
  739. case -1:
  740. return connector_status_disconnected;
  741. default:
  742. return connector_status_unknown;
  743. }
  744. }
  745. #if IS_ENABLED(CONFIG_BACKLIGHT_CLASS_DEVICE)
  746. static int intel_backlight_device_update_status(struct backlight_device *bd)
  747. {
  748. struct intel_connector *connector = bl_get_data(bd);
  749. struct drm_device *dev = connector->base.dev;
  750. mutex_lock(&dev->mode_config.mutex);
  751. DRM_DEBUG_KMS("updating intel_backlight, brightness=%d/%d\n",
  752. bd->props.brightness, bd->props.max_brightness);
  753. intel_panel_set_backlight(connector, bd->props.brightness,
  754. bd->props.max_brightness);
  755. mutex_unlock(&dev->mode_config.mutex);
  756. return 0;
  757. }
  758. static int intel_backlight_device_get_brightness(struct backlight_device *bd)
  759. {
  760. struct intel_connector *connector = bl_get_data(bd);
  761. struct drm_device *dev = connector->base.dev;
  762. int ret;
  763. mutex_lock(&dev->mode_config.mutex);
  764. ret = intel_panel_get_backlight(connector);
  765. mutex_unlock(&dev->mode_config.mutex);
  766. return ret;
  767. }
  768. static const struct backlight_ops intel_backlight_device_ops = {
  769. .update_status = intel_backlight_device_update_status,
  770. .get_brightness = intel_backlight_device_get_brightness,
  771. };
  772. static int intel_backlight_device_register(struct intel_connector *connector)
  773. {
  774. struct intel_panel *panel = &connector->panel;
  775. struct backlight_properties props;
  776. if (WARN_ON(panel->backlight.device))
  777. return -ENODEV;
  778. BUG_ON(panel->backlight.max == 0);
  779. memset(&props, 0, sizeof(props));
  780. props.type = BACKLIGHT_RAW;
  781. props.brightness = panel->backlight.level;
  782. props.max_brightness = panel->backlight.max;
  783. /*
  784. * Note: using the same name independent of the connector prevents
  785. * registration of multiple backlight devices in the driver.
  786. */
  787. panel->backlight.device =
  788. backlight_device_register("intel_backlight",
  789. connector->base.kdev,
  790. connector,
  791. &intel_backlight_device_ops, &props);
  792. if (IS_ERR(panel->backlight.device)) {
  793. DRM_ERROR("Failed to register backlight: %ld\n",
  794. PTR_ERR(panel->backlight.device));
  795. panel->backlight.device = NULL;
  796. return -ENODEV;
  797. }
  798. return 0;
  799. }
  800. static void intel_backlight_device_unregister(struct intel_connector *connector)
  801. {
  802. struct intel_panel *panel = &connector->panel;
  803. if (panel->backlight.device) {
  804. backlight_device_unregister(panel->backlight.device);
  805. panel->backlight.device = NULL;
  806. }
  807. }
  808. #else /* CONFIG_BACKLIGHT_CLASS_DEVICE */
  809. static int intel_backlight_device_register(struct intel_connector *connector)
  810. {
  811. return 0;
  812. }
  813. static void intel_backlight_device_unregister(struct intel_connector *connector)
  814. {
  815. }
  816. #endif /* CONFIG_BACKLIGHT_CLASS_DEVICE */
  817. /*
  818. * Note: The setup hooks can't assume pipe is set!
  819. *
  820. * XXX: Query mode clock or hardware clock and program PWM modulation frequency
  821. * appropriately when it's 0. Use VBT and/or sane defaults.
  822. */
  823. static int pch_setup_backlight(struct intel_connector *connector)
  824. {
  825. struct drm_device *dev = connector->base.dev;
  826. struct drm_i915_private *dev_priv = dev->dev_private;
  827. struct intel_panel *panel = &connector->panel;
  828. u32 cpu_ctl2, pch_ctl1, pch_ctl2, val;
  829. pch_ctl1 = I915_READ(BLC_PWM_PCH_CTL1);
  830. panel->backlight.active_low_pwm = pch_ctl1 & BLM_PCH_POLARITY;
  831. pch_ctl2 = I915_READ(BLC_PWM_PCH_CTL2);
  832. panel->backlight.max = pch_ctl2 >> 16;
  833. if (!panel->backlight.max)
  834. return -ENODEV;
  835. val = pch_get_backlight(connector);
  836. panel->backlight.level = intel_panel_compute_brightness(connector, val);
  837. cpu_ctl2 = I915_READ(BLC_PWM_CPU_CTL2);
  838. panel->backlight.enabled = (cpu_ctl2 & BLM_PWM_ENABLE) &&
  839. (pch_ctl1 & BLM_PCH_PWM_ENABLE) && panel->backlight.level != 0;
  840. return 0;
  841. }
  842. static int i9xx_setup_backlight(struct intel_connector *connector)
  843. {
  844. struct drm_device *dev = connector->base.dev;
  845. struct drm_i915_private *dev_priv = dev->dev_private;
  846. struct intel_panel *panel = &connector->panel;
  847. u32 ctl, val;
  848. ctl = I915_READ(BLC_PWM_CTL);
  849. if (IS_GEN2(dev))
  850. panel->backlight.combination_mode = ctl & BLM_LEGACY_MODE;
  851. if (IS_PINEVIEW(dev))
  852. panel->backlight.active_low_pwm = ctl & BLM_POLARITY_PNV;
  853. panel->backlight.max = ctl >> 17;
  854. if (panel->backlight.combination_mode)
  855. panel->backlight.max *= 0xff;
  856. if (!panel->backlight.max)
  857. return -ENODEV;
  858. val = i9xx_get_backlight(connector);
  859. panel->backlight.level = intel_panel_compute_brightness(connector, val);
  860. panel->backlight.enabled = panel->backlight.level != 0;
  861. return 0;
  862. }
  863. static int i965_setup_backlight(struct intel_connector *connector)
  864. {
  865. struct drm_device *dev = connector->base.dev;
  866. struct drm_i915_private *dev_priv = dev->dev_private;
  867. struct intel_panel *panel = &connector->panel;
  868. u32 ctl, ctl2, val;
  869. ctl2 = I915_READ(BLC_PWM_CTL2);
  870. panel->backlight.combination_mode = ctl2 & BLM_COMBINATION_MODE;
  871. panel->backlight.active_low_pwm = ctl2 & BLM_POLARITY_I965;
  872. ctl = I915_READ(BLC_PWM_CTL);
  873. panel->backlight.max = ctl >> 16;
  874. if (panel->backlight.combination_mode)
  875. panel->backlight.max *= 0xff;
  876. if (!panel->backlight.max)
  877. return -ENODEV;
  878. val = i9xx_get_backlight(connector);
  879. panel->backlight.level = intel_panel_compute_brightness(connector, val);
  880. panel->backlight.enabled = (ctl2 & BLM_PWM_ENABLE) &&
  881. panel->backlight.level != 0;
  882. return 0;
  883. }
  884. static int vlv_setup_backlight(struct intel_connector *connector)
  885. {
  886. struct drm_device *dev = connector->base.dev;
  887. struct drm_i915_private *dev_priv = dev->dev_private;
  888. struct intel_panel *panel = &connector->panel;
  889. enum pipe pipe;
  890. u32 ctl, ctl2, val;
  891. for_each_pipe(pipe) {
  892. u32 cur_val = I915_READ(VLV_BLC_PWM_CTL(pipe));
  893. /* Skip if the modulation freq is already set */
  894. if (cur_val & ~BACKLIGHT_DUTY_CYCLE_MASK)
  895. continue;
  896. cur_val &= BACKLIGHT_DUTY_CYCLE_MASK;
  897. I915_WRITE(VLV_BLC_PWM_CTL(pipe), (0xf42 << 16) |
  898. cur_val);
  899. }
  900. ctl2 = I915_READ(VLV_BLC_PWM_CTL2(PIPE_A));
  901. panel->backlight.active_low_pwm = ctl2 & BLM_POLARITY_I965;
  902. ctl = I915_READ(VLV_BLC_PWM_CTL(PIPE_A));
  903. panel->backlight.max = ctl >> 16;
  904. if (!panel->backlight.max)
  905. return -ENODEV;
  906. val = _vlv_get_backlight(dev, PIPE_A);
  907. panel->backlight.level = intel_panel_compute_brightness(connector, val);
  908. panel->backlight.enabled = (ctl2 & BLM_PWM_ENABLE) &&
  909. panel->backlight.level != 0;
  910. return 0;
  911. }
  912. int intel_panel_setup_backlight(struct drm_connector *connector)
  913. {
  914. struct drm_device *dev = connector->dev;
  915. struct drm_i915_private *dev_priv = dev->dev_private;
  916. struct intel_connector *intel_connector = to_intel_connector(connector);
  917. struct intel_panel *panel = &intel_connector->panel;
  918. unsigned long flags;
  919. int ret;
  920. /* set level and max in panel struct */
  921. spin_lock_irqsave(&dev_priv->backlight_lock, flags);
  922. ret = dev_priv->display.setup_backlight(intel_connector);
  923. spin_unlock_irqrestore(&dev_priv->backlight_lock, flags);
  924. if (ret) {
  925. DRM_DEBUG_KMS("failed to setup backlight for connector %s\n",
  926. drm_get_connector_name(connector));
  927. return ret;
  928. }
  929. intel_backlight_device_register(intel_connector);
  930. panel->backlight.present = true;
  931. DRM_DEBUG_KMS("backlight initialized, %s, brightness %u/%u, "
  932. "sysfs interface %sregistered\n",
  933. panel->backlight.enabled ? "enabled" : "disabled",
  934. panel->backlight.level, panel->backlight.max,
  935. panel->backlight.device ? "" : "not ");
  936. return 0;
  937. }
  938. void intel_panel_destroy_backlight(struct drm_connector *connector)
  939. {
  940. struct intel_connector *intel_connector = to_intel_connector(connector);
  941. struct intel_panel *panel = &intel_connector->panel;
  942. panel->backlight.present = false;
  943. intel_backlight_device_unregister(intel_connector);
  944. }
  945. /* Set up chip specific backlight functions */
  946. void intel_panel_init_backlight_funcs(struct drm_device *dev)
  947. {
  948. struct drm_i915_private *dev_priv = dev->dev_private;
  949. if (HAS_PCH_SPLIT(dev)) {
  950. dev_priv->display.setup_backlight = pch_setup_backlight;
  951. dev_priv->display.enable_backlight = pch_enable_backlight;
  952. dev_priv->display.disable_backlight = pch_disable_backlight;
  953. dev_priv->display.set_backlight = pch_set_backlight;
  954. dev_priv->display.get_backlight = pch_get_backlight;
  955. dev_priv->display.get_max_backlight = pch_get_max_backlight;
  956. } else if (IS_VALLEYVIEW(dev)) {
  957. dev_priv->display.setup_backlight = vlv_setup_backlight;
  958. dev_priv->display.enable_backlight = vlv_enable_backlight;
  959. dev_priv->display.disable_backlight = vlv_disable_backlight;
  960. dev_priv->display.set_backlight = vlv_set_backlight;
  961. dev_priv->display.get_backlight = vlv_get_backlight;
  962. dev_priv->display.get_max_backlight = vlv_get_max_backlight;
  963. } else if (IS_GEN4(dev)) {
  964. dev_priv->display.setup_backlight = i965_setup_backlight;
  965. dev_priv->display.enable_backlight = i965_enable_backlight;
  966. dev_priv->display.disable_backlight = i965_disable_backlight;
  967. dev_priv->display.set_backlight = i9xx_set_backlight;
  968. dev_priv->display.get_backlight = i9xx_get_backlight;
  969. dev_priv->display.get_max_backlight = i965_get_max_backlight;
  970. } else {
  971. dev_priv->display.setup_backlight = i9xx_setup_backlight;
  972. dev_priv->display.enable_backlight = i9xx_enable_backlight;
  973. dev_priv->display.disable_backlight = i9xx_disable_backlight;
  974. dev_priv->display.set_backlight = i9xx_set_backlight;
  975. dev_priv->display.get_backlight = i9xx_get_backlight;
  976. dev_priv->display.get_max_backlight = i9xx_get_max_backlight;
  977. }
  978. }
  979. int intel_panel_init(struct intel_panel *panel,
  980. struct drm_display_mode *fixed_mode)
  981. {
  982. panel->fixed_mode = fixed_mode;
  983. return 0;
  984. }
  985. void intel_panel_fini(struct intel_panel *panel)
  986. {
  987. struct intel_connector *intel_connector =
  988. container_of(panel, struct intel_connector, panel);
  989. if (panel->fixed_mode)
  990. drm_mode_destroy(intel_connector->base.dev, panel->fixed_mode);
  991. }