drm.c 27 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136
  1. /*
  2. * Copyright (C) 2012 Avionic Design GmbH
  3. * Copyright (C) 2012-2013 NVIDIA CORPORATION. All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * published by the Free Software Foundation.
  8. */
  9. #include <linux/host1x.h>
  10. #include <linux/iommu.h>
  11. #include <drm/drm_atomic.h>
  12. #include <drm/drm_atomic_helper.h>
  13. #include "drm.h"
  14. #include "gem.h"
  15. #define DRIVER_NAME "tegra"
  16. #define DRIVER_DESC "NVIDIA Tegra graphics"
  17. #define DRIVER_DATE "20120330"
  18. #define DRIVER_MAJOR 0
  19. #define DRIVER_MINOR 0
  20. #define DRIVER_PATCHLEVEL 0
  21. struct tegra_drm_file {
  22. struct list_head contexts;
  23. };
  24. static void tegra_atomic_schedule(struct tegra_drm *tegra,
  25. struct drm_atomic_state *state)
  26. {
  27. tegra->commit.state = state;
  28. schedule_work(&tegra->commit.work);
  29. }
  30. static void tegra_atomic_complete(struct tegra_drm *tegra,
  31. struct drm_atomic_state *state)
  32. {
  33. struct drm_device *drm = tegra->drm;
  34. /*
  35. * Everything below can be run asynchronously without the need to grab
  36. * any modeset locks at all under one condition: It must be guaranteed
  37. * that the asynchronous work has either been cancelled (if the driver
  38. * supports it, which at least requires that the framebuffers get
  39. * cleaned up with drm_atomic_helper_cleanup_planes()) or completed
  40. * before the new state gets committed on the software side with
  41. * drm_atomic_helper_swap_state().
  42. *
  43. * This scheme allows new atomic state updates to be prepared and
  44. * checked in parallel to the asynchronous completion of the previous
  45. * update. Which is important since compositors need to figure out the
  46. * composition of the next frame right after having submitted the
  47. * current layout.
  48. */
  49. drm_atomic_helper_commit_modeset_disables(drm, state);
  50. drm_atomic_helper_commit_planes(drm, state);
  51. drm_atomic_helper_commit_modeset_enables(drm, state);
  52. drm_atomic_helper_wait_for_vblanks(drm, state);
  53. drm_atomic_helper_cleanup_planes(drm, state);
  54. drm_atomic_state_free(state);
  55. }
  56. static void tegra_atomic_work(struct work_struct *work)
  57. {
  58. struct tegra_drm *tegra = container_of(work, struct tegra_drm,
  59. commit.work);
  60. tegra_atomic_complete(tegra, tegra->commit.state);
  61. }
  62. static int tegra_atomic_commit(struct drm_device *drm,
  63. struct drm_atomic_state *state, bool async)
  64. {
  65. struct tegra_drm *tegra = drm->dev_private;
  66. int err;
  67. err = drm_atomic_helper_prepare_planes(drm, state);
  68. if (err)
  69. return err;
  70. /* serialize outstanding asynchronous commits */
  71. mutex_lock(&tegra->commit.lock);
  72. flush_work(&tegra->commit.work);
  73. /*
  74. * This is the point of no return - everything below never fails except
  75. * when the hw goes bonghits. Which means we can commit the new state on
  76. * the software side now.
  77. */
  78. drm_atomic_helper_swap_state(drm, state);
  79. if (async)
  80. tegra_atomic_schedule(tegra, state);
  81. else
  82. tegra_atomic_complete(tegra, state);
  83. mutex_unlock(&tegra->commit.lock);
  84. return 0;
  85. }
  86. static const struct drm_mode_config_funcs tegra_drm_mode_funcs = {
  87. .fb_create = tegra_fb_create,
  88. #ifdef CONFIG_DRM_TEGRA_FBDEV
  89. .output_poll_changed = tegra_fb_output_poll_changed,
  90. #endif
  91. .atomic_check = drm_atomic_helper_check,
  92. .atomic_commit = tegra_atomic_commit,
  93. };
  94. static int tegra_drm_load(struct drm_device *drm, unsigned long flags)
  95. {
  96. struct host1x_device *device = to_host1x_device(drm->dev);
  97. struct tegra_drm *tegra;
  98. int err;
  99. tegra = kzalloc(sizeof(*tegra), GFP_KERNEL);
  100. if (!tegra)
  101. return -ENOMEM;
  102. if (iommu_present(&platform_bus_type)) {
  103. tegra->domain = iommu_domain_alloc(&platform_bus_type);
  104. if (!tegra->domain) {
  105. err = -ENOMEM;
  106. goto free;
  107. }
  108. DRM_DEBUG("IOMMU context initialized\n");
  109. drm_mm_init(&tegra->mm, 0, SZ_2G);
  110. }
  111. mutex_init(&tegra->clients_lock);
  112. INIT_LIST_HEAD(&tegra->clients);
  113. mutex_init(&tegra->commit.lock);
  114. INIT_WORK(&tegra->commit.work, tegra_atomic_work);
  115. drm->dev_private = tegra;
  116. tegra->drm = drm;
  117. drm_mode_config_init(drm);
  118. drm->mode_config.min_width = 0;
  119. drm->mode_config.min_height = 0;
  120. drm->mode_config.max_width = 4096;
  121. drm->mode_config.max_height = 4096;
  122. drm->mode_config.funcs = &tegra_drm_mode_funcs;
  123. err = tegra_drm_fb_prepare(drm);
  124. if (err < 0)
  125. goto config;
  126. drm_kms_helper_poll_init(drm);
  127. err = host1x_device_init(device);
  128. if (err < 0)
  129. goto fbdev;
  130. drm_mode_config_reset(drm);
  131. /*
  132. * We don't use the drm_irq_install() helpers provided by the DRM
  133. * core, so we need to set this manually in order to allow the
  134. * DRM_IOCTL_WAIT_VBLANK to operate correctly.
  135. */
  136. drm->irq_enabled = true;
  137. /* syncpoints are used for full 32-bit hardware VBLANK counters */
  138. drm->vblank_disable_immediate = true;
  139. drm->max_vblank_count = 0xffffffff;
  140. err = drm_vblank_init(drm, drm->mode_config.num_crtc);
  141. if (err < 0)
  142. goto device;
  143. err = tegra_drm_fb_init(drm);
  144. if (err < 0)
  145. goto vblank;
  146. return 0;
  147. vblank:
  148. drm_vblank_cleanup(drm);
  149. device:
  150. host1x_device_exit(device);
  151. fbdev:
  152. drm_kms_helper_poll_fini(drm);
  153. tegra_drm_fb_free(drm);
  154. config:
  155. drm_mode_config_cleanup(drm);
  156. if (tegra->domain) {
  157. iommu_domain_free(tegra->domain);
  158. drm_mm_takedown(&tegra->mm);
  159. }
  160. free:
  161. kfree(tegra);
  162. return err;
  163. }
  164. static int tegra_drm_unload(struct drm_device *drm)
  165. {
  166. struct host1x_device *device = to_host1x_device(drm->dev);
  167. struct tegra_drm *tegra = drm->dev_private;
  168. int err;
  169. drm_kms_helper_poll_fini(drm);
  170. tegra_drm_fb_exit(drm);
  171. drm_mode_config_cleanup(drm);
  172. drm_vblank_cleanup(drm);
  173. err = host1x_device_exit(device);
  174. if (err < 0)
  175. return err;
  176. if (tegra->domain) {
  177. iommu_domain_free(tegra->domain);
  178. drm_mm_takedown(&tegra->mm);
  179. }
  180. kfree(tegra);
  181. return 0;
  182. }
  183. static int tegra_drm_open(struct drm_device *drm, struct drm_file *filp)
  184. {
  185. struct tegra_drm_file *fpriv;
  186. fpriv = kzalloc(sizeof(*fpriv), GFP_KERNEL);
  187. if (!fpriv)
  188. return -ENOMEM;
  189. INIT_LIST_HEAD(&fpriv->contexts);
  190. filp->driver_priv = fpriv;
  191. return 0;
  192. }
  193. static void tegra_drm_context_free(struct tegra_drm_context *context)
  194. {
  195. context->client->ops->close_channel(context);
  196. kfree(context);
  197. }
  198. static void tegra_drm_lastclose(struct drm_device *drm)
  199. {
  200. #ifdef CONFIG_DRM_TEGRA_FBDEV
  201. struct tegra_drm *tegra = drm->dev_private;
  202. tegra_fbdev_restore_mode(tegra->fbdev);
  203. #endif
  204. }
  205. static struct host1x_bo *
  206. host1x_bo_lookup(struct drm_device *drm, struct drm_file *file, u32 handle)
  207. {
  208. struct drm_gem_object *gem;
  209. struct tegra_bo *bo;
  210. gem = drm_gem_object_lookup(drm, file, handle);
  211. if (!gem)
  212. return NULL;
  213. mutex_lock(&drm->struct_mutex);
  214. drm_gem_object_unreference(gem);
  215. mutex_unlock(&drm->struct_mutex);
  216. bo = to_tegra_bo(gem);
  217. return &bo->base;
  218. }
  219. static int host1x_reloc_copy_from_user(struct host1x_reloc *dest,
  220. struct drm_tegra_reloc __user *src,
  221. struct drm_device *drm,
  222. struct drm_file *file)
  223. {
  224. u32 cmdbuf, target;
  225. int err;
  226. err = get_user(cmdbuf, &src->cmdbuf.handle);
  227. if (err < 0)
  228. return err;
  229. err = get_user(dest->cmdbuf.offset, &src->cmdbuf.offset);
  230. if (err < 0)
  231. return err;
  232. err = get_user(target, &src->target.handle);
  233. if (err < 0)
  234. return err;
  235. err = get_user(dest->target.offset, &src->target.offset);
  236. if (err < 0)
  237. return err;
  238. err = get_user(dest->shift, &src->shift);
  239. if (err < 0)
  240. return err;
  241. dest->cmdbuf.bo = host1x_bo_lookup(drm, file, cmdbuf);
  242. if (!dest->cmdbuf.bo)
  243. return -ENOENT;
  244. dest->target.bo = host1x_bo_lookup(drm, file, target);
  245. if (!dest->target.bo)
  246. return -ENOENT;
  247. return 0;
  248. }
  249. int tegra_drm_submit(struct tegra_drm_context *context,
  250. struct drm_tegra_submit *args, struct drm_device *drm,
  251. struct drm_file *file)
  252. {
  253. unsigned int num_cmdbufs = args->num_cmdbufs;
  254. unsigned int num_relocs = args->num_relocs;
  255. unsigned int num_waitchks = args->num_waitchks;
  256. struct drm_tegra_cmdbuf __user *cmdbufs =
  257. (void __user *)(uintptr_t)args->cmdbufs;
  258. struct drm_tegra_reloc __user *relocs =
  259. (void __user *)(uintptr_t)args->relocs;
  260. struct drm_tegra_waitchk __user *waitchks =
  261. (void __user *)(uintptr_t)args->waitchks;
  262. struct drm_tegra_syncpt syncpt;
  263. struct host1x_job *job;
  264. int err;
  265. /* We don't yet support other than one syncpt_incr struct per submit */
  266. if (args->num_syncpts != 1)
  267. return -EINVAL;
  268. job = host1x_job_alloc(context->channel, args->num_cmdbufs,
  269. args->num_relocs, args->num_waitchks);
  270. if (!job)
  271. return -ENOMEM;
  272. job->num_relocs = args->num_relocs;
  273. job->num_waitchk = args->num_waitchks;
  274. job->client = (u32)args->context;
  275. job->class = context->client->base.class;
  276. job->serialize = true;
  277. while (num_cmdbufs) {
  278. struct drm_tegra_cmdbuf cmdbuf;
  279. struct host1x_bo *bo;
  280. if (copy_from_user(&cmdbuf, cmdbufs, sizeof(cmdbuf))) {
  281. err = -EFAULT;
  282. goto fail;
  283. }
  284. bo = host1x_bo_lookup(drm, file, cmdbuf.handle);
  285. if (!bo) {
  286. err = -ENOENT;
  287. goto fail;
  288. }
  289. host1x_job_add_gather(job, bo, cmdbuf.words, cmdbuf.offset);
  290. num_cmdbufs--;
  291. cmdbufs++;
  292. }
  293. /* copy and resolve relocations from submit */
  294. while (num_relocs--) {
  295. err = host1x_reloc_copy_from_user(&job->relocarray[num_relocs],
  296. &relocs[num_relocs], drm,
  297. file);
  298. if (err < 0)
  299. goto fail;
  300. }
  301. if (copy_from_user(job->waitchk, waitchks,
  302. sizeof(*waitchks) * num_waitchks)) {
  303. err = -EFAULT;
  304. goto fail;
  305. }
  306. if (copy_from_user(&syncpt, (void __user *)(uintptr_t)args->syncpts,
  307. sizeof(syncpt))) {
  308. err = -EFAULT;
  309. goto fail;
  310. }
  311. job->is_addr_reg = context->client->ops->is_addr_reg;
  312. job->syncpt_incrs = syncpt.incrs;
  313. job->syncpt_id = syncpt.id;
  314. job->timeout = 10000;
  315. if (args->timeout && args->timeout < 10000)
  316. job->timeout = args->timeout;
  317. err = host1x_job_pin(job, context->client->base.dev);
  318. if (err)
  319. goto fail;
  320. err = host1x_job_submit(job);
  321. if (err)
  322. goto fail_submit;
  323. args->fence = job->syncpt_end;
  324. host1x_job_put(job);
  325. return 0;
  326. fail_submit:
  327. host1x_job_unpin(job);
  328. fail:
  329. host1x_job_put(job);
  330. return err;
  331. }
  332. #ifdef CONFIG_DRM_TEGRA_STAGING
  333. static struct tegra_drm_context *tegra_drm_get_context(__u64 context)
  334. {
  335. return (struct tegra_drm_context *)(uintptr_t)context;
  336. }
  337. static bool tegra_drm_file_owns_context(struct tegra_drm_file *file,
  338. struct tegra_drm_context *context)
  339. {
  340. struct tegra_drm_context *ctx;
  341. list_for_each_entry(ctx, &file->contexts, list)
  342. if (ctx == context)
  343. return true;
  344. return false;
  345. }
  346. static int tegra_gem_create(struct drm_device *drm, void *data,
  347. struct drm_file *file)
  348. {
  349. struct drm_tegra_gem_create *args = data;
  350. struct tegra_bo *bo;
  351. bo = tegra_bo_create_with_handle(file, drm, args->size, args->flags,
  352. &args->handle);
  353. if (IS_ERR(bo))
  354. return PTR_ERR(bo);
  355. return 0;
  356. }
  357. static int tegra_gem_mmap(struct drm_device *drm, void *data,
  358. struct drm_file *file)
  359. {
  360. struct drm_tegra_gem_mmap *args = data;
  361. struct drm_gem_object *gem;
  362. struct tegra_bo *bo;
  363. gem = drm_gem_object_lookup(drm, file, args->handle);
  364. if (!gem)
  365. return -EINVAL;
  366. bo = to_tegra_bo(gem);
  367. args->offset = drm_vma_node_offset_addr(&bo->gem.vma_node);
  368. drm_gem_object_unreference(gem);
  369. return 0;
  370. }
  371. static int tegra_syncpt_read(struct drm_device *drm, void *data,
  372. struct drm_file *file)
  373. {
  374. struct host1x *host = dev_get_drvdata(drm->dev->parent);
  375. struct drm_tegra_syncpt_read *args = data;
  376. struct host1x_syncpt *sp;
  377. sp = host1x_syncpt_get(host, args->id);
  378. if (!sp)
  379. return -EINVAL;
  380. args->value = host1x_syncpt_read_min(sp);
  381. return 0;
  382. }
  383. static int tegra_syncpt_incr(struct drm_device *drm, void *data,
  384. struct drm_file *file)
  385. {
  386. struct host1x *host1x = dev_get_drvdata(drm->dev->parent);
  387. struct drm_tegra_syncpt_incr *args = data;
  388. struct host1x_syncpt *sp;
  389. sp = host1x_syncpt_get(host1x, args->id);
  390. if (!sp)
  391. return -EINVAL;
  392. return host1x_syncpt_incr(sp);
  393. }
  394. static int tegra_syncpt_wait(struct drm_device *drm, void *data,
  395. struct drm_file *file)
  396. {
  397. struct host1x *host1x = dev_get_drvdata(drm->dev->parent);
  398. struct drm_tegra_syncpt_wait *args = data;
  399. struct host1x_syncpt *sp;
  400. sp = host1x_syncpt_get(host1x, args->id);
  401. if (!sp)
  402. return -EINVAL;
  403. return host1x_syncpt_wait(sp, args->thresh, args->timeout,
  404. &args->value);
  405. }
  406. static int tegra_open_channel(struct drm_device *drm, void *data,
  407. struct drm_file *file)
  408. {
  409. struct tegra_drm_file *fpriv = file->driver_priv;
  410. struct tegra_drm *tegra = drm->dev_private;
  411. struct drm_tegra_open_channel *args = data;
  412. struct tegra_drm_context *context;
  413. struct tegra_drm_client *client;
  414. int err = -ENODEV;
  415. context = kzalloc(sizeof(*context), GFP_KERNEL);
  416. if (!context)
  417. return -ENOMEM;
  418. list_for_each_entry(client, &tegra->clients, list)
  419. if (client->base.class == args->client) {
  420. err = client->ops->open_channel(client, context);
  421. if (err)
  422. break;
  423. list_add(&context->list, &fpriv->contexts);
  424. args->context = (uintptr_t)context;
  425. context->client = client;
  426. return 0;
  427. }
  428. kfree(context);
  429. return err;
  430. }
  431. static int tegra_close_channel(struct drm_device *drm, void *data,
  432. struct drm_file *file)
  433. {
  434. struct tegra_drm_file *fpriv = file->driver_priv;
  435. struct drm_tegra_close_channel *args = data;
  436. struct tegra_drm_context *context;
  437. context = tegra_drm_get_context(args->context);
  438. if (!tegra_drm_file_owns_context(fpriv, context))
  439. return -EINVAL;
  440. list_del(&context->list);
  441. tegra_drm_context_free(context);
  442. return 0;
  443. }
  444. static int tegra_get_syncpt(struct drm_device *drm, void *data,
  445. struct drm_file *file)
  446. {
  447. struct tegra_drm_file *fpriv = file->driver_priv;
  448. struct drm_tegra_get_syncpt *args = data;
  449. struct tegra_drm_context *context;
  450. struct host1x_syncpt *syncpt;
  451. context = tegra_drm_get_context(args->context);
  452. if (!tegra_drm_file_owns_context(fpriv, context))
  453. return -ENODEV;
  454. if (args->index >= context->client->base.num_syncpts)
  455. return -EINVAL;
  456. syncpt = context->client->base.syncpts[args->index];
  457. args->id = host1x_syncpt_id(syncpt);
  458. return 0;
  459. }
  460. static int tegra_submit(struct drm_device *drm, void *data,
  461. struct drm_file *file)
  462. {
  463. struct tegra_drm_file *fpriv = file->driver_priv;
  464. struct drm_tegra_submit *args = data;
  465. struct tegra_drm_context *context;
  466. context = tegra_drm_get_context(args->context);
  467. if (!tegra_drm_file_owns_context(fpriv, context))
  468. return -ENODEV;
  469. return context->client->ops->submit(context, args, drm, file);
  470. }
  471. static int tegra_get_syncpt_base(struct drm_device *drm, void *data,
  472. struct drm_file *file)
  473. {
  474. struct tegra_drm_file *fpriv = file->driver_priv;
  475. struct drm_tegra_get_syncpt_base *args = data;
  476. struct tegra_drm_context *context;
  477. struct host1x_syncpt_base *base;
  478. struct host1x_syncpt *syncpt;
  479. context = tegra_drm_get_context(args->context);
  480. if (!tegra_drm_file_owns_context(fpriv, context))
  481. return -ENODEV;
  482. if (args->syncpt >= context->client->base.num_syncpts)
  483. return -EINVAL;
  484. syncpt = context->client->base.syncpts[args->syncpt];
  485. base = host1x_syncpt_get_base(syncpt);
  486. if (!base)
  487. return -ENXIO;
  488. args->id = host1x_syncpt_base_id(base);
  489. return 0;
  490. }
  491. static int tegra_gem_set_tiling(struct drm_device *drm, void *data,
  492. struct drm_file *file)
  493. {
  494. struct drm_tegra_gem_set_tiling *args = data;
  495. enum tegra_bo_tiling_mode mode;
  496. struct drm_gem_object *gem;
  497. unsigned long value = 0;
  498. struct tegra_bo *bo;
  499. switch (args->mode) {
  500. case DRM_TEGRA_GEM_TILING_MODE_PITCH:
  501. mode = TEGRA_BO_TILING_MODE_PITCH;
  502. if (args->value != 0)
  503. return -EINVAL;
  504. break;
  505. case DRM_TEGRA_GEM_TILING_MODE_TILED:
  506. mode = TEGRA_BO_TILING_MODE_TILED;
  507. if (args->value != 0)
  508. return -EINVAL;
  509. break;
  510. case DRM_TEGRA_GEM_TILING_MODE_BLOCK:
  511. mode = TEGRA_BO_TILING_MODE_BLOCK;
  512. if (args->value > 5)
  513. return -EINVAL;
  514. value = args->value;
  515. break;
  516. default:
  517. return -EINVAL;
  518. }
  519. gem = drm_gem_object_lookup(drm, file, args->handle);
  520. if (!gem)
  521. return -ENOENT;
  522. bo = to_tegra_bo(gem);
  523. bo->tiling.mode = mode;
  524. bo->tiling.value = value;
  525. drm_gem_object_unreference(gem);
  526. return 0;
  527. }
  528. static int tegra_gem_get_tiling(struct drm_device *drm, void *data,
  529. struct drm_file *file)
  530. {
  531. struct drm_tegra_gem_get_tiling *args = data;
  532. struct drm_gem_object *gem;
  533. struct tegra_bo *bo;
  534. int err = 0;
  535. gem = drm_gem_object_lookup(drm, file, args->handle);
  536. if (!gem)
  537. return -ENOENT;
  538. bo = to_tegra_bo(gem);
  539. switch (bo->tiling.mode) {
  540. case TEGRA_BO_TILING_MODE_PITCH:
  541. args->mode = DRM_TEGRA_GEM_TILING_MODE_PITCH;
  542. args->value = 0;
  543. break;
  544. case TEGRA_BO_TILING_MODE_TILED:
  545. args->mode = DRM_TEGRA_GEM_TILING_MODE_TILED;
  546. args->value = 0;
  547. break;
  548. case TEGRA_BO_TILING_MODE_BLOCK:
  549. args->mode = DRM_TEGRA_GEM_TILING_MODE_BLOCK;
  550. args->value = bo->tiling.value;
  551. break;
  552. default:
  553. err = -EINVAL;
  554. break;
  555. }
  556. drm_gem_object_unreference(gem);
  557. return err;
  558. }
  559. static int tegra_gem_set_flags(struct drm_device *drm, void *data,
  560. struct drm_file *file)
  561. {
  562. struct drm_tegra_gem_set_flags *args = data;
  563. struct drm_gem_object *gem;
  564. struct tegra_bo *bo;
  565. if (args->flags & ~DRM_TEGRA_GEM_FLAGS)
  566. return -EINVAL;
  567. gem = drm_gem_object_lookup(drm, file, args->handle);
  568. if (!gem)
  569. return -ENOENT;
  570. bo = to_tegra_bo(gem);
  571. bo->flags = 0;
  572. if (args->flags & DRM_TEGRA_GEM_BOTTOM_UP)
  573. bo->flags |= TEGRA_BO_BOTTOM_UP;
  574. drm_gem_object_unreference(gem);
  575. return 0;
  576. }
  577. static int tegra_gem_get_flags(struct drm_device *drm, void *data,
  578. struct drm_file *file)
  579. {
  580. struct drm_tegra_gem_get_flags *args = data;
  581. struct drm_gem_object *gem;
  582. struct tegra_bo *bo;
  583. gem = drm_gem_object_lookup(drm, file, args->handle);
  584. if (!gem)
  585. return -ENOENT;
  586. bo = to_tegra_bo(gem);
  587. args->flags = 0;
  588. if (bo->flags & TEGRA_BO_BOTTOM_UP)
  589. args->flags |= DRM_TEGRA_GEM_BOTTOM_UP;
  590. drm_gem_object_unreference(gem);
  591. return 0;
  592. }
  593. #endif
  594. static const struct drm_ioctl_desc tegra_drm_ioctls[] = {
  595. #ifdef CONFIG_DRM_TEGRA_STAGING
  596. DRM_IOCTL_DEF_DRV(TEGRA_GEM_CREATE, tegra_gem_create, DRM_UNLOCKED),
  597. DRM_IOCTL_DEF_DRV(TEGRA_GEM_MMAP, tegra_gem_mmap, DRM_UNLOCKED),
  598. DRM_IOCTL_DEF_DRV(TEGRA_SYNCPT_READ, tegra_syncpt_read, DRM_UNLOCKED),
  599. DRM_IOCTL_DEF_DRV(TEGRA_SYNCPT_INCR, tegra_syncpt_incr, DRM_UNLOCKED),
  600. DRM_IOCTL_DEF_DRV(TEGRA_SYNCPT_WAIT, tegra_syncpt_wait, DRM_UNLOCKED),
  601. DRM_IOCTL_DEF_DRV(TEGRA_OPEN_CHANNEL, tegra_open_channel, DRM_UNLOCKED),
  602. DRM_IOCTL_DEF_DRV(TEGRA_CLOSE_CHANNEL, tegra_close_channel, DRM_UNLOCKED),
  603. DRM_IOCTL_DEF_DRV(TEGRA_GET_SYNCPT, tegra_get_syncpt, DRM_UNLOCKED),
  604. DRM_IOCTL_DEF_DRV(TEGRA_SUBMIT, tegra_submit, DRM_UNLOCKED),
  605. DRM_IOCTL_DEF_DRV(TEGRA_GET_SYNCPT_BASE, tegra_get_syncpt_base, DRM_UNLOCKED),
  606. DRM_IOCTL_DEF_DRV(TEGRA_GEM_SET_TILING, tegra_gem_set_tiling, DRM_UNLOCKED),
  607. DRM_IOCTL_DEF_DRV(TEGRA_GEM_GET_TILING, tegra_gem_get_tiling, DRM_UNLOCKED),
  608. DRM_IOCTL_DEF_DRV(TEGRA_GEM_SET_FLAGS, tegra_gem_set_flags, DRM_UNLOCKED),
  609. DRM_IOCTL_DEF_DRV(TEGRA_GEM_GET_FLAGS, tegra_gem_get_flags, DRM_UNLOCKED),
  610. #endif
  611. };
  612. static const struct file_operations tegra_drm_fops = {
  613. .owner = THIS_MODULE,
  614. .open = drm_open,
  615. .release = drm_release,
  616. .unlocked_ioctl = drm_ioctl,
  617. .mmap = tegra_drm_mmap,
  618. .poll = drm_poll,
  619. .read = drm_read,
  620. #ifdef CONFIG_COMPAT
  621. .compat_ioctl = drm_compat_ioctl,
  622. #endif
  623. .llseek = noop_llseek,
  624. };
  625. static struct drm_crtc *tegra_crtc_from_pipe(struct drm_device *drm,
  626. unsigned int pipe)
  627. {
  628. struct drm_crtc *crtc;
  629. list_for_each_entry(crtc, &drm->mode_config.crtc_list, head) {
  630. if (pipe == drm_crtc_index(crtc))
  631. return crtc;
  632. }
  633. return NULL;
  634. }
  635. static u32 tegra_drm_get_vblank_counter(struct drm_device *drm, int pipe)
  636. {
  637. struct drm_crtc *crtc = tegra_crtc_from_pipe(drm, pipe);
  638. struct tegra_dc *dc = to_tegra_dc(crtc);
  639. if (!crtc)
  640. return 0;
  641. return tegra_dc_get_vblank_counter(dc);
  642. }
  643. static int tegra_drm_enable_vblank(struct drm_device *drm, int pipe)
  644. {
  645. struct drm_crtc *crtc = tegra_crtc_from_pipe(drm, pipe);
  646. struct tegra_dc *dc = to_tegra_dc(crtc);
  647. if (!crtc)
  648. return -ENODEV;
  649. tegra_dc_enable_vblank(dc);
  650. return 0;
  651. }
  652. static void tegra_drm_disable_vblank(struct drm_device *drm, int pipe)
  653. {
  654. struct drm_crtc *crtc = tegra_crtc_from_pipe(drm, pipe);
  655. struct tegra_dc *dc = to_tegra_dc(crtc);
  656. if (crtc)
  657. tegra_dc_disable_vblank(dc);
  658. }
  659. static void tegra_drm_preclose(struct drm_device *drm, struct drm_file *file)
  660. {
  661. struct tegra_drm_file *fpriv = file->driver_priv;
  662. struct tegra_drm_context *context, *tmp;
  663. struct drm_crtc *crtc;
  664. list_for_each_entry(crtc, &drm->mode_config.crtc_list, head)
  665. tegra_dc_cancel_page_flip(crtc, file);
  666. list_for_each_entry_safe(context, tmp, &fpriv->contexts, list)
  667. tegra_drm_context_free(context);
  668. kfree(fpriv);
  669. }
  670. #ifdef CONFIG_DEBUG_FS
  671. static int tegra_debugfs_framebuffers(struct seq_file *s, void *data)
  672. {
  673. struct drm_info_node *node = (struct drm_info_node *)s->private;
  674. struct drm_device *drm = node->minor->dev;
  675. struct drm_framebuffer *fb;
  676. mutex_lock(&drm->mode_config.fb_lock);
  677. list_for_each_entry(fb, &drm->mode_config.fb_list, head) {
  678. seq_printf(s, "%3d: user size: %d x %d, depth %d, %d bpp, refcount %d\n",
  679. fb->base.id, fb->width, fb->height, fb->depth,
  680. fb->bits_per_pixel,
  681. atomic_read(&fb->refcount.refcount));
  682. }
  683. mutex_unlock(&drm->mode_config.fb_lock);
  684. return 0;
  685. }
  686. static int tegra_debugfs_iova(struct seq_file *s, void *data)
  687. {
  688. struct drm_info_node *node = (struct drm_info_node *)s->private;
  689. struct drm_device *drm = node->minor->dev;
  690. struct tegra_drm *tegra = drm->dev_private;
  691. return drm_mm_dump_table(s, &tegra->mm);
  692. }
  693. static struct drm_info_list tegra_debugfs_list[] = {
  694. { "framebuffers", tegra_debugfs_framebuffers, 0 },
  695. { "iova", tegra_debugfs_iova, 0 },
  696. };
  697. static int tegra_debugfs_init(struct drm_minor *minor)
  698. {
  699. return drm_debugfs_create_files(tegra_debugfs_list,
  700. ARRAY_SIZE(tegra_debugfs_list),
  701. minor->debugfs_root, minor);
  702. }
  703. static void tegra_debugfs_cleanup(struct drm_minor *minor)
  704. {
  705. drm_debugfs_remove_files(tegra_debugfs_list,
  706. ARRAY_SIZE(tegra_debugfs_list), minor);
  707. }
  708. #endif
  709. static struct drm_driver tegra_drm_driver = {
  710. .driver_features = DRIVER_MODESET | DRIVER_GEM | DRIVER_PRIME,
  711. .load = tegra_drm_load,
  712. .unload = tegra_drm_unload,
  713. .open = tegra_drm_open,
  714. .preclose = tegra_drm_preclose,
  715. .lastclose = tegra_drm_lastclose,
  716. .get_vblank_counter = tegra_drm_get_vblank_counter,
  717. .enable_vblank = tegra_drm_enable_vblank,
  718. .disable_vblank = tegra_drm_disable_vblank,
  719. #if defined(CONFIG_DEBUG_FS)
  720. .debugfs_init = tegra_debugfs_init,
  721. .debugfs_cleanup = tegra_debugfs_cleanup,
  722. #endif
  723. .gem_free_object = tegra_bo_free_object,
  724. .gem_vm_ops = &tegra_bo_vm_ops,
  725. .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
  726. .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
  727. .gem_prime_export = tegra_gem_prime_export,
  728. .gem_prime_import = tegra_gem_prime_import,
  729. .dumb_create = tegra_bo_dumb_create,
  730. .dumb_map_offset = tegra_bo_dumb_map_offset,
  731. .dumb_destroy = drm_gem_dumb_destroy,
  732. .ioctls = tegra_drm_ioctls,
  733. .num_ioctls = ARRAY_SIZE(tegra_drm_ioctls),
  734. .fops = &tegra_drm_fops,
  735. .name = DRIVER_NAME,
  736. .desc = DRIVER_DESC,
  737. .date = DRIVER_DATE,
  738. .major = DRIVER_MAJOR,
  739. .minor = DRIVER_MINOR,
  740. .patchlevel = DRIVER_PATCHLEVEL,
  741. };
  742. int tegra_drm_register_client(struct tegra_drm *tegra,
  743. struct tegra_drm_client *client)
  744. {
  745. mutex_lock(&tegra->clients_lock);
  746. list_add_tail(&client->list, &tegra->clients);
  747. mutex_unlock(&tegra->clients_lock);
  748. return 0;
  749. }
  750. int tegra_drm_unregister_client(struct tegra_drm *tegra,
  751. struct tegra_drm_client *client)
  752. {
  753. mutex_lock(&tegra->clients_lock);
  754. list_del_init(&client->list);
  755. mutex_unlock(&tegra->clients_lock);
  756. return 0;
  757. }
  758. static int host1x_drm_probe(struct host1x_device *dev)
  759. {
  760. struct drm_driver *driver = &tegra_drm_driver;
  761. struct drm_device *drm;
  762. int err;
  763. drm = drm_dev_alloc(driver, &dev->dev);
  764. if (!drm)
  765. return -ENOMEM;
  766. drm_dev_set_unique(drm, dev_name(&dev->dev));
  767. dev_set_drvdata(&dev->dev, drm);
  768. err = drm_dev_register(drm, 0);
  769. if (err < 0)
  770. goto unref;
  771. DRM_INFO("Initialized %s %d.%d.%d %s on minor %d\n", driver->name,
  772. driver->major, driver->minor, driver->patchlevel,
  773. driver->date, drm->primary->index);
  774. return 0;
  775. unref:
  776. drm_dev_unref(drm);
  777. return err;
  778. }
  779. static int host1x_drm_remove(struct host1x_device *dev)
  780. {
  781. struct drm_device *drm = dev_get_drvdata(&dev->dev);
  782. drm_dev_unregister(drm);
  783. drm_dev_unref(drm);
  784. return 0;
  785. }
  786. #ifdef CONFIG_PM_SLEEP
  787. static int host1x_drm_suspend(struct device *dev)
  788. {
  789. struct drm_device *drm = dev_get_drvdata(dev);
  790. drm_kms_helper_poll_disable(drm);
  791. return 0;
  792. }
  793. static int host1x_drm_resume(struct device *dev)
  794. {
  795. struct drm_device *drm = dev_get_drvdata(dev);
  796. drm_kms_helper_poll_enable(drm);
  797. return 0;
  798. }
  799. #endif
  800. static const struct dev_pm_ops host1x_drm_pm_ops = {
  801. SET_SYSTEM_SLEEP_PM_OPS(host1x_drm_suspend, host1x_drm_resume)
  802. };
  803. static const struct of_device_id host1x_drm_subdevs[] = {
  804. { .compatible = "nvidia,tegra20-dc", },
  805. { .compatible = "nvidia,tegra20-hdmi", },
  806. { .compatible = "nvidia,tegra20-gr2d", },
  807. { .compatible = "nvidia,tegra20-gr3d", },
  808. { .compatible = "nvidia,tegra30-dc", },
  809. { .compatible = "nvidia,tegra30-hdmi", },
  810. { .compatible = "nvidia,tegra30-gr2d", },
  811. { .compatible = "nvidia,tegra30-gr3d", },
  812. { .compatible = "nvidia,tegra114-dsi", },
  813. { .compatible = "nvidia,tegra114-hdmi", },
  814. { .compatible = "nvidia,tegra114-gr3d", },
  815. { .compatible = "nvidia,tegra124-dc", },
  816. { .compatible = "nvidia,tegra124-sor", },
  817. { .compatible = "nvidia,tegra124-hdmi", },
  818. { /* sentinel */ }
  819. };
  820. static struct host1x_driver host1x_drm_driver = {
  821. .driver = {
  822. .name = "drm",
  823. .pm = &host1x_drm_pm_ops,
  824. },
  825. .probe = host1x_drm_probe,
  826. .remove = host1x_drm_remove,
  827. .subdevs = host1x_drm_subdevs,
  828. };
  829. static int __init host1x_drm_init(void)
  830. {
  831. int err;
  832. err = host1x_driver_register(&host1x_drm_driver);
  833. if (err < 0)
  834. return err;
  835. err = platform_driver_register(&tegra_dc_driver);
  836. if (err < 0)
  837. goto unregister_host1x;
  838. err = platform_driver_register(&tegra_dsi_driver);
  839. if (err < 0)
  840. goto unregister_dc;
  841. err = platform_driver_register(&tegra_sor_driver);
  842. if (err < 0)
  843. goto unregister_dsi;
  844. err = platform_driver_register(&tegra_hdmi_driver);
  845. if (err < 0)
  846. goto unregister_sor;
  847. err = platform_driver_register(&tegra_dpaux_driver);
  848. if (err < 0)
  849. goto unregister_hdmi;
  850. err = platform_driver_register(&tegra_gr2d_driver);
  851. if (err < 0)
  852. goto unregister_dpaux;
  853. err = platform_driver_register(&tegra_gr3d_driver);
  854. if (err < 0)
  855. goto unregister_gr2d;
  856. return 0;
  857. unregister_gr2d:
  858. platform_driver_unregister(&tegra_gr2d_driver);
  859. unregister_dpaux:
  860. platform_driver_unregister(&tegra_dpaux_driver);
  861. unregister_hdmi:
  862. platform_driver_unregister(&tegra_hdmi_driver);
  863. unregister_sor:
  864. platform_driver_unregister(&tegra_sor_driver);
  865. unregister_dsi:
  866. platform_driver_unregister(&tegra_dsi_driver);
  867. unregister_dc:
  868. platform_driver_unregister(&tegra_dc_driver);
  869. unregister_host1x:
  870. host1x_driver_unregister(&host1x_drm_driver);
  871. return err;
  872. }
  873. module_init(host1x_drm_init);
  874. static void __exit host1x_drm_exit(void)
  875. {
  876. platform_driver_unregister(&tegra_gr3d_driver);
  877. platform_driver_unregister(&tegra_gr2d_driver);
  878. platform_driver_unregister(&tegra_dpaux_driver);
  879. platform_driver_unregister(&tegra_hdmi_driver);
  880. platform_driver_unregister(&tegra_sor_driver);
  881. platform_driver_unregister(&tegra_dsi_driver);
  882. platform_driver_unregister(&tegra_dc_driver);
  883. host1x_driver_unregister(&host1x_drm_driver);
  884. }
  885. module_exit(host1x_drm_exit);
  886. MODULE_AUTHOR("Thierry Reding <thierry.reding@avionic-design.de>");
  887. MODULE_DESCRIPTION("NVIDIA Tegra DRM driver");
  888. MODULE_LICENSE("GPL v2");