device.c 42 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558
  1. /*
  2. * Copyright (c) 2009-2010 Chelsio, Inc. All rights reserved.
  3. *
  4. * This software is available to you under a choice of one of two
  5. * licenses. You may choose to be licensed under the terms of the GNU
  6. * General Public License (GPL) Version 2, available from the file
  7. * COPYING in the main directory of this source tree, or the
  8. * OpenIB.org BSD license below:
  9. *
  10. * Redistribution and use in source and binary forms, with or
  11. * without modification, are permitted provided that the following
  12. * conditions are met:
  13. *
  14. * - Redistributions of source code must retain the above
  15. * copyright notice, this list of conditions and the following
  16. * disclaimer.
  17. *
  18. * - Redistributions in binary form must reproduce the above
  19. * copyright notice, this list of conditions and the following
  20. * disclaimer in the documentation and/or other materials
  21. * provided with the distribution.
  22. *
  23. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  24. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  25. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  26. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  27. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  28. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  29. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  30. * SOFTWARE.
  31. */
  32. #include <linux/module.h>
  33. #include <linux/moduleparam.h>
  34. #include <linux/debugfs.h>
  35. #include <linux/vmalloc.h>
  36. #include <linux/math64.h>
  37. #include <rdma/ib_verbs.h>
  38. #include "iw_cxgb4.h"
  39. #define DRV_VERSION "0.1"
  40. MODULE_AUTHOR("Steve Wise");
  41. MODULE_DESCRIPTION("Chelsio T4/T5 RDMA Driver");
  42. MODULE_LICENSE("Dual BSD/GPL");
  43. MODULE_VERSION(DRV_VERSION);
  44. static int allow_db_fc_on_t5;
  45. module_param(allow_db_fc_on_t5, int, 0644);
  46. MODULE_PARM_DESC(allow_db_fc_on_t5,
  47. "Allow DB Flow Control on T5 (default = 0)");
  48. static int allow_db_coalescing_on_t5;
  49. module_param(allow_db_coalescing_on_t5, int, 0644);
  50. MODULE_PARM_DESC(allow_db_coalescing_on_t5,
  51. "Allow DB Coalescing on T5 (default = 0)");
  52. int c4iw_wr_log = 0;
  53. module_param(c4iw_wr_log, int, 0444);
  54. MODULE_PARM_DESC(c4iw_wr_log, "Enables logging of work request timing data.");
  55. static int c4iw_wr_log_size_order = 12;
  56. module_param(c4iw_wr_log_size_order, int, 0444);
  57. MODULE_PARM_DESC(c4iw_wr_log_size_order,
  58. "Number of entries (log2) in the work request timing log.");
  59. struct uld_ctx {
  60. struct list_head entry;
  61. struct cxgb4_lld_info lldi;
  62. struct c4iw_dev *dev;
  63. };
  64. static LIST_HEAD(uld_ctx_list);
  65. static DEFINE_MUTEX(dev_mutex);
  66. #define DB_FC_RESUME_SIZE 64
  67. #define DB_FC_RESUME_DELAY 1
  68. #define DB_FC_DRAIN_THRESH 0
  69. static struct dentry *c4iw_debugfs_root;
  70. struct c4iw_debugfs_data {
  71. struct c4iw_dev *devp;
  72. char *buf;
  73. int bufsize;
  74. int pos;
  75. };
  76. /* registered cxgb4 netlink callbacks */
  77. static struct ibnl_client_cbs c4iw_nl_cb_table[] = {
  78. [RDMA_NL_IWPM_REG_PID] = {.dump = iwpm_register_pid_cb},
  79. [RDMA_NL_IWPM_ADD_MAPPING] = {.dump = iwpm_add_mapping_cb},
  80. [RDMA_NL_IWPM_QUERY_MAPPING] = {.dump = iwpm_add_and_query_mapping_cb},
  81. [RDMA_NL_IWPM_HANDLE_ERR] = {.dump = iwpm_mapping_error_cb},
  82. [RDMA_NL_IWPM_REMOTE_INFO] = {.dump = iwpm_remote_info_cb},
  83. [RDMA_NL_IWPM_MAPINFO] = {.dump = iwpm_mapping_info_cb},
  84. [RDMA_NL_IWPM_MAPINFO_NUM] = {.dump = iwpm_ack_mapping_info_cb}
  85. };
  86. static int count_idrs(int id, void *p, void *data)
  87. {
  88. int *countp = data;
  89. *countp = *countp + 1;
  90. return 0;
  91. }
  92. static ssize_t debugfs_read(struct file *file, char __user *buf, size_t count,
  93. loff_t *ppos)
  94. {
  95. struct c4iw_debugfs_data *d = file->private_data;
  96. return simple_read_from_buffer(buf, count, ppos, d->buf, d->pos);
  97. }
  98. void c4iw_log_wr_stats(struct t4_wq *wq, struct t4_cqe *cqe)
  99. {
  100. struct wr_log_entry le;
  101. int idx;
  102. if (!wq->rdev->wr_log)
  103. return;
  104. idx = (atomic_inc_return(&wq->rdev->wr_log_idx) - 1) &
  105. (wq->rdev->wr_log_size - 1);
  106. le.poll_sge_ts = cxgb4_read_sge_timestamp(wq->rdev->lldi.ports[0]);
  107. getnstimeofday(&le.poll_host_ts);
  108. le.valid = 1;
  109. le.cqe_sge_ts = CQE_TS(cqe);
  110. if (SQ_TYPE(cqe)) {
  111. le.qid = wq->sq.qid;
  112. le.opcode = CQE_OPCODE(cqe);
  113. le.post_host_ts = wq->sq.sw_sq[wq->sq.cidx].host_ts;
  114. le.post_sge_ts = wq->sq.sw_sq[wq->sq.cidx].sge_ts;
  115. le.wr_id = CQE_WRID_SQ_IDX(cqe);
  116. } else {
  117. le.qid = wq->rq.qid;
  118. le.opcode = FW_RI_RECEIVE;
  119. le.post_host_ts = wq->rq.sw_rq[wq->rq.cidx].host_ts;
  120. le.post_sge_ts = wq->rq.sw_rq[wq->rq.cidx].sge_ts;
  121. le.wr_id = CQE_WRID_MSN(cqe);
  122. }
  123. wq->rdev->wr_log[idx] = le;
  124. }
  125. static int wr_log_show(struct seq_file *seq, void *v)
  126. {
  127. struct c4iw_dev *dev = seq->private;
  128. struct timespec prev_ts = {0, 0};
  129. struct wr_log_entry *lep;
  130. int prev_ts_set = 0;
  131. int idx, end;
  132. #define ts2ns(ts) div64_u64((ts) * dev->rdev.lldi.cclk_ps, 1000)
  133. idx = atomic_read(&dev->rdev.wr_log_idx) &
  134. (dev->rdev.wr_log_size - 1);
  135. end = idx - 1;
  136. if (end < 0)
  137. end = dev->rdev.wr_log_size - 1;
  138. lep = &dev->rdev.wr_log[idx];
  139. while (idx != end) {
  140. if (lep->valid) {
  141. if (!prev_ts_set) {
  142. prev_ts_set = 1;
  143. prev_ts = lep->poll_host_ts;
  144. }
  145. seq_printf(seq, "%04u: sec %lu nsec %lu qid %u opcode "
  146. "%u %s 0x%x host_wr_delta sec %lu nsec %lu "
  147. "post_sge_ts 0x%llx cqe_sge_ts 0x%llx "
  148. "poll_sge_ts 0x%llx post_poll_delta_ns %llu "
  149. "cqe_poll_delta_ns %llu\n",
  150. idx,
  151. timespec_sub(lep->poll_host_ts,
  152. prev_ts).tv_sec,
  153. timespec_sub(lep->poll_host_ts,
  154. prev_ts).tv_nsec,
  155. lep->qid, lep->opcode,
  156. lep->opcode == FW_RI_RECEIVE ?
  157. "msn" : "wrid",
  158. lep->wr_id,
  159. timespec_sub(lep->poll_host_ts,
  160. lep->post_host_ts).tv_sec,
  161. timespec_sub(lep->poll_host_ts,
  162. lep->post_host_ts).tv_nsec,
  163. lep->post_sge_ts, lep->cqe_sge_ts,
  164. lep->poll_sge_ts,
  165. ts2ns(lep->poll_sge_ts - lep->post_sge_ts),
  166. ts2ns(lep->poll_sge_ts - lep->cqe_sge_ts));
  167. prev_ts = lep->poll_host_ts;
  168. }
  169. idx++;
  170. if (idx > (dev->rdev.wr_log_size - 1))
  171. idx = 0;
  172. lep = &dev->rdev.wr_log[idx];
  173. }
  174. #undef ts2ns
  175. return 0;
  176. }
  177. static int wr_log_open(struct inode *inode, struct file *file)
  178. {
  179. return single_open(file, wr_log_show, inode->i_private);
  180. }
  181. static ssize_t wr_log_clear(struct file *file, const char __user *buf,
  182. size_t count, loff_t *pos)
  183. {
  184. struct c4iw_dev *dev = ((struct seq_file *)file->private_data)->private;
  185. int i;
  186. if (dev->rdev.wr_log)
  187. for (i = 0; i < dev->rdev.wr_log_size; i++)
  188. dev->rdev.wr_log[i].valid = 0;
  189. return count;
  190. }
  191. static const struct file_operations wr_log_debugfs_fops = {
  192. .owner = THIS_MODULE,
  193. .open = wr_log_open,
  194. .release = single_release,
  195. .read = seq_read,
  196. .llseek = seq_lseek,
  197. .write = wr_log_clear,
  198. };
  199. static int dump_qp(int id, void *p, void *data)
  200. {
  201. struct c4iw_qp *qp = p;
  202. struct c4iw_debugfs_data *qpd = data;
  203. int space;
  204. int cc;
  205. if (id != qp->wq.sq.qid)
  206. return 0;
  207. space = qpd->bufsize - qpd->pos - 1;
  208. if (space == 0)
  209. return 1;
  210. if (qp->ep) {
  211. if (qp->ep->com.local_addr.ss_family == AF_INET) {
  212. struct sockaddr_in *lsin = (struct sockaddr_in *)
  213. &qp->ep->com.local_addr;
  214. struct sockaddr_in *rsin = (struct sockaddr_in *)
  215. &qp->ep->com.remote_addr;
  216. struct sockaddr_in *mapped_lsin = (struct sockaddr_in *)
  217. &qp->ep->com.mapped_local_addr;
  218. struct sockaddr_in *mapped_rsin = (struct sockaddr_in *)
  219. &qp->ep->com.mapped_remote_addr;
  220. cc = snprintf(qpd->buf + qpd->pos, space,
  221. "rc qp sq id %u rq id %u state %u "
  222. "onchip %u ep tid %u state %u "
  223. "%pI4:%u/%u->%pI4:%u/%u\n",
  224. qp->wq.sq.qid, qp->wq.rq.qid,
  225. (int)qp->attr.state,
  226. qp->wq.sq.flags & T4_SQ_ONCHIP,
  227. qp->ep->hwtid, (int)qp->ep->com.state,
  228. &lsin->sin_addr, ntohs(lsin->sin_port),
  229. ntohs(mapped_lsin->sin_port),
  230. &rsin->sin_addr, ntohs(rsin->sin_port),
  231. ntohs(mapped_rsin->sin_port));
  232. } else {
  233. struct sockaddr_in6 *lsin6 = (struct sockaddr_in6 *)
  234. &qp->ep->com.local_addr;
  235. struct sockaddr_in6 *rsin6 = (struct sockaddr_in6 *)
  236. &qp->ep->com.remote_addr;
  237. struct sockaddr_in6 *mapped_lsin6 =
  238. (struct sockaddr_in6 *)
  239. &qp->ep->com.mapped_local_addr;
  240. struct sockaddr_in6 *mapped_rsin6 =
  241. (struct sockaddr_in6 *)
  242. &qp->ep->com.mapped_remote_addr;
  243. cc = snprintf(qpd->buf + qpd->pos, space,
  244. "rc qp sq id %u rq id %u state %u "
  245. "onchip %u ep tid %u state %u "
  246. "%pI6:%u/%u->%pI6:%u/%u\n",
  247. qp->wq.sq.qid, qp->wq.rq.qid,
  248. (int)qp->attr.state,
  249. qp->wq.sq.flags & T4_SQ_ONCHIP,
  250. qp->ep->hwtid, (int)qp->ep->com.state,
  251. &lsin6->sin6_addr,
  252. ntohs(lsin6->sin6_port),
  253. ntohs(mapped_lsin6->sin6_port),
  254. &rsin6->sin6_addr,
  255. ntohs(rsin6->sin6_port),
  256. ntohs(mapped_rsin6->sin6_port));
  257. }
  258. } else
  259. cc = snprintf(qpd->buf + qpd->pos, space,
  260. "qp sq id %u rq id %u state %u onchip %u\n",
  261. qp->wq.sq.qid, qp->wq.rq.qid,
  262. (int)qp->attr.state,
  263. qp->wq.sq.flags & T4_SQ_ONCHIP);
  264. if (cc < space)
  265. qpd->pos += cc;
  266. return 0;
  267. }
  268. static int qp_release(struct inode *inode, struct file *file)
  269. {
  270. struct c4iw_debugfs_data *qpd = file->private_data;
  271. if (!qpd) {
  272. printk(KERN_INFO "%s null qpd?\n", __func__);
  273. return 0;
  274. }
  275. vfree(qpd->buf);
  276. kfree(qpd);
  277. return 0;
  278. }
  279. static int qp_open(struct inode *inode, struct file *file)
  280. {
  281. struct c4iw_debugfs_data *qpd;
  282. int ret = 0;
  283. int count = 1;
  284. qpd = kmalloc(sizeof *qpd, GFP_KERNEL);
  285. if (!qpd) {
  286. ret = -ENOMEM;
  287. goto out;
  288. }
  289. qpd->devp = inode->i_private;
  290. qpd->pos = 0;
  291. spin_lock_irq(&qpd->devp->lock);
  292. idr_for_each(&qpd->devp->qpidr, count_idrs, &count);
  293. spin_unlock_irq(&qpd->devp->lock);
  294. qpd->bufsize = count * 128;
  295. qpd->buf = vmalloc(qpd->bufsize);
  296. if (!qpd->buf) {
  297. ret = -ENOMEM;
  298. goto err1;
  299. }
  300. spin_lock_irq(&qpd->devp->lock);
  301. idr_for_each(&qpd->devp->qpidr, dump_qp, qpd);
  302. spin_unlock_irq(&qpd->devp->lock);
  303. qpd->buf[qpd->pos++] = 0;
  304. file->private_data = qpd;
  305. goto out;
  306. err1:
  307. kfree(qpd);
  308. out:
  309. return ret;
  310. }
  311. static const struct file_operations qp_debugfs_fops = {
  312. .owner = THIS_MODULE,
  313. .open = qp_open,
  314. .release = qp_release,
  315. .read = debugfs_read,
  316. .llseek = default_llseek,
  317. };
  318. static int dump_stag(int id, void *p, void *data)
  319. {
  320. struct c4iw_debugfs_data *stagd = data;
  321. int space;
  322. int cc;
  323. struct fw_ri_tpte tpte;
  324. int ret;
  325. space = stagd->bufsize - stagd->pos - 1;
  326. if (space == 0)
  327. return 1;
  328. ret = cxgb4_read_tpte(stagd->devp->rdev.lldi.ports[0], (u32)id<<8,
  329. (__be32 *)&tpte);
  330. if (ret) {
  331. dev_err(&stagd->devp->rdev.lldi.pdev->dev,
  332. "%s cxgb4_read_tpte err %d\n", __func__, ret);
  333. return ret;
  334. }
  335. cc = snprintf(stagd->buf + stagd->pos, space,
  336. "stag: idx 0x%x valid %d key 0x%x state %d pdid %d "
  337. "perm 0x%x ps %d len 0x%llx va 0x%llx\n",
  338. (u32)id<<8,
  339. FW_RI_TPTE_VALID_G(ntohl(tpte.valid_to_pdid)),
  340. FW_RI_TPTE_STAGKEY_G(ntohl(tpte.valid_to_pdid)),
  341. FW_RI_TPTE_STAGSTATE_G(ntohl(tpte.valid_to_pdid)),
  342. FW_RI_TPTE_PDID_G(ntohl(tpte.valid_to_pdid)),
  343. FW_RI_TPTE_PERM_G(ntohl(tpte.locread_to_qpid)),
  344. FW_RI_TPTE_PS_G(ntohl(tpte.locread_to_qpid)),
  345. ((u64)ntohl(tpte.len_hi) << 32) | ntohl(tpte.len_lo),
  346. ((u64)ntohl(tpte.va_hi) << 32) | ntohl(tpte.va_lo_fbo));
  347. if (cc < space)
  348. stagd->pos += cc;
  349. return 0;
  350. }
  351. static int stag_release(struct inode *inode, struct file *file)
  352. {
  353. struct c4iw_debugfs_data *stagd = file->private_data;
  354. if (!stagd) {
  355. printk(KERN_INFO "%s null stagd?\n", __func__);
  356. return 0;
  357. }
  358. vfree(stagd->buf);
  359. kfree(stagd);
  360. return 0;
  361. }
  362. static int stag_open(struct inode *inode, struct file *file)
  363. {
  364. struct c4iw_debugfs_data *stagd;
  365. int ret = 0;
  366. int count = 1;
  367. stagd = kmalloc(sizeof *stagd, GFP_KERNEL);
  368. if (!stagd) {
  369. ret = -ENOMEM;
  370. goto out;
  371. }
  372. stagd->devp = inode->i_private;
  373. stagd->pos = 0;
  374. spin_lock_irq(&stagd->devp->lock);
  375. idr_for_each(&stagd->devp->mmidr, count_idrs, &count);
  376. spin_unlock_irq(&stagd->devp->lock);
  377. stagd->bufsize = count * 256;
  378. stagd->buf = vmalloc(stagd->bufsize);
  379. if (!stagd->buf) {
  380. ret = -ENOMEM;
  381. goto err1;
  382. }
  383. spin_lock_irq(&stagd->devp->lock);
  384. idr_for_each(&stagd->devp->mmidr, dump_stag, stagd);
  385. spin_unlock_irq(&stagd->devp->lock);
  386. stagd->buf[stagd->pos++] = 0;
  387. file->private_data = stagd;
  388. goto out;
  389. err1:
  390. kfree(stagd);
  391. out:
  392. return ret;
  393. }
  394. static const struct file_operations stag_debugfs_fops = {
  395. .owner = THIS_MODULE,
  396. .open = stag_open,
  397. .release = stag_release,
  398. .read = debugfs_read,
  399. .llseek = default_llseek,
  400. };
  401. static char *db_state_str[] = {"NORMAL", "FLOW_CONTROL", "RECOVERY", "STOPPED"};
  402. static int stats_show(struct seq_file *seq, void *v)
  403. {
  404. struct c4iw_dev *dev = seq->private;
  405. seq_printf(seq, " Object: %10s %10s %10s %10s\n", "Total", "Current",
  406. "Max", "Fail");
  407. seq_printf(seq, " PDID: %10llu %10llu %10llu %10llu\n",
  408. dev->rdev.stats.pd.total, dev->rdev.stats.pd.cur,
  409. dev->rdev.stats.pd.max, dev->rdev.stats.pd.fail);
  410. seq_printf(seq, " QID: %10llu %10llu %10llu %10llu\n",
  411. dev->rdev.stats.qid.total, dev->rdev.stats.qid.cur,
  412. dev->rdev.stats.qid.max, dev->rdev.stats.qid.fail);
  413. seq_printf(seq, " TPTMEM: %10llu %10llu %10llu %10llu\n",
  414. dev->rdev.stats.stag.total, dev->rdev.stats.stag.cur,
  415. dev->rdev.stats.stag.max, dev->rdev.stats.stag.fail);
  416. seq_printf(seq, " PBLMEM: %10llu %10llu %10llu %10llu\n",
  417. dev->rdev.stats.pbl.total, dev->rdev.stats.pbl.cur,
  418. dev->rdev.stats.pbl.max, dev->rdev.stats.pbl.fail);
  419. seq_printf(seq, " RQTMEM: %10llu %10llu %10llu %10llu\n",
  420. dev->rdev.stats.rqt.total, dev->rdev.stats.rqt.cur,
  421. dev->rdev.stats.rqt.max, dev->rdev.stats.rqt.fail);
  422. seq_printf(seq, " OCQPMEM: %10llu %10llu %10llu %10llu\n",
  423. dev->rdev.stats.ocqp.total, dev->rdev.stats.ocqp.cur,
  424. dev->rdev.stats.ocqp.max, dev->rdev.stats.ocqp.fail);
  425. seq_printf(seq, " DB FULL: %10llu\n", dev->rdev.stats.db_full);
  426. seq_printf(seq, " DB EMPTY: %10llu\n", dev->rdev.stats.db_empty);
  427. seq_printf(seq, " DB DROP: %10llu\n", dev->rdev.stats.db_drop);
  428. seq_printf(seq, " DB State: %s Transitions %llu FC Interruptions %llu\n",
  429. db_state_str[dev->db_state],
  430. dev->rdev.stats.db_state_transitions,
  431. dev->rdev.stats.db_fc_interruptions);
  432. seq_printf(seq, "TCAM_FULL: %10llu\n", dev->rdev.stats.tcam_full);
  433. seq_printf(seq, "ACT_OFLD_CONN_FAILS: %10llu\n",
  434. dev->rdev.stats.act_ofld_conn_fails);
  435. seq_printf(seq, "PAS_OFLD_CONN_FAILS: %10llu\n",
  436. dev->rdev.stats.pas_ofld_conn_fails);
  437. seq_printf(seq, "NEG_ADV_RCVD: %10llu\n", dev->rdev.stats.neg_adv);
  438. seq_printf(seq, "AVAILABLE IRD: %10u\n", dev->avail_ird);
  439. return 0;
  440. }
  441. static int stats_open(struct inode *inode, struct file *file)
  442. {
  443. return single_open(file, stats_show, inode->i_private);
  444. }
  445. static ssize_t stats_clear(struct file *file, const char __user *buf,
  446. size_t count, loff_t *pos)
  447. {
  448. struct c4iw_dev *dev = ((struct seq_file *)file->private_data)->private;
  449. mutex_lock(&dev->rdev.stats.lock);
  450. dev->rdev.stats.pd.max = 0;
  451. dev->rdev.stats.pd.fail = 0;
  452. dev->rdev.stats.qid.max = 0;
  453. dev->rdev.stats.qid.fail = 0;
  454. dev->rdev.stats.stag.max = 0;
  455. dev->rdev.stats.stag.fail = 0;
  456. dev->rdev.stats.pbl.max = 0;
  457. dev->rdev.stats.pbl.fail = 0;
  458. dev->rdev.stats.rqt.max = 0;
  459. dev->rdev.stats.rqt.fail = 0;
  460. dev->rdev.stats.ocqp.max = 0;
  461. dev->rdev.stats.ocqp.fail = 0;
  462. dev->rdev.stats.db_full = 0;
  463. dev->rdev.stats.db_empty = 0;
  464. dev->rdev.stats.db_drop = 0;
  465. dev->rdev.stats.db_state_transitions = 0;
  466. dev->rdev.stats.tcam_full = 0;
  467. dev->rdev.stats.act_ofld_conn_fails = 0;
  468. dev->rdev.stats.pas_ofld_conn_fails = 0;
  469. mutex_unlock(&dev->rdev.stats.lock);
  470. return count;
  471. }
  472. static const struct file_operations stats_debugfs_fops = {
  473. .owner = THIS_MODULE,
  474. .open = stats_open,
  475. .release = single_release,
  476. .read = seq_read,
  477. .llseek = seq_lseek,
  478. .write = stats_clear,
  479. };
  480. static int dump_ep(int id, void *p, void *data)
  481. {
  482. struct c4iw_ep *ep = p;
  483. struct c4iw_debugfs_data *epd = data;
  484. int space;
  485. int cc;
  486. space = epd->bufsize - epd->pos - 1;
  487. if (space == 0)
  488. return 1;
  489. if (ep->com.local_addr.ss_family == AF_INET) {
  490. struct sockaddr_in *lsin = (struct sockaddr_in *)
  491. &ep->com.local_addr;
  492. struct sockaddr_in *rsin = (struct sockaddr_in *)
  493. &ep->com.remote_addr;
  494. struct sockaddr_in *mapped_lsin = (struct sockaddr_in *)
  495. &ep->com.mapped_local_addr;
  496. struct sockaddr_in *mapped_rsin = (struct sockaddr_in *)
  497. &ep->com.mapped_remote_addr;
  498. cc = snprintf(epd->buf + epd->pos, space,
  499. "ep %p cm_id %p qp %p state %d flags 0x%lx "
  500. "history 0x%lx hwtid %d atid %d "
  501. "conn_na %u abort_na %u "
  502. "%pI4:%d/%d <-> %pI4:%d/%d\n",
  503. ep, ep->com.cm_id, ep->com.qp,
  504. (int)ep->com.state, ep->com.flags,
  505. ep->com.history, ep->hwtid, ep->atid,
  506. ep->stats.connect_neg_adv,
  507. ep->stats.abort_neg_adv,
  508. &lsin->sin_addr, ntohs(lsin->sin_port),
  509. ntohs(mapped_lsin->sin_port),
  510. &rsin->sin_addr, ntohs(rsin->sin_port),
  511. ntohs(mapped_rsin->sin_port));
  512. } else {
  513. struct sockaddr_in6 *lsin6 = (struct sockaddr_in6 *)
  514. &ep->com.local_addr;
  515. struct sockaddr_in6 *rsin6 = (struct sockaddr_in6 *)
  516. &ep->com.remote_addr;
  517. struct sockaddr_in6 *mapped_lsin6 = (struct sockaddr_in6 *)
  518. &ep->com.mapped_local_addr;
  519. struct sockaddr_in6 *mapped_rsin6 = (struct sockaddr_in6 *)
  520. &ep->com.mapped_remote_addr;
  521. cc = snprintf(epd->buf + epd->pos, space,
  522. "ep %p cm_id %p qp %p state %d flags 0x%lx "
  523. "history 0x%lx hwtid %d atid %d "
  524. "conn_na %u abort_na %u "
  525. "%pI6:%d/%d <-> %pI6:%d/%d\n",
  526. ep, ep->com.cm_id, ep->com.qp,
  527. (int)ep->com.state, ep->com.flags,
  528. ep->com.history, ep->hwtid, ep->atid,
  529. ep->stats.connect_neg_adv,
  530. ep->stats.abort_neg_adv,
  531. &lsin6->sin6_addr, ntohs(lsin6->sin6_port),
  532. ntohs(mapped_lsin6->sin6_port),
  533. &rsin6->sin6_addr, ntohs(rsin6->sin6_port),
  534. ntohs(mapped_rsin6->sin6_port));
  535. }
  536. if (cc < space)
  537. epd->pos += cc;
  538. return 0;
  539. }
  540. static int dump_listen_ep(int id, void *p, void *data)
  541. {
  542. struct c4iw_listen_ep *ep = p;
  543. struct c4iw_debugfs_data *epd = data;
  544. int space;
  545. int cc;
  546. space = epd->bufsize - epd->pos - 1;
  547. if (space == 0)
  548. return 1;
  549. if (ep->com.local_addr.ss_family == AF_INET) {
  550. struct sockaddr_in *lsin = (struct sockaddr_in *)
  551. &ep->com.local_addr;
  552. struct sockaddr_in *mapped_lsin = (struct sockaddr_in *)
  553. &ep->com.mapped_local_addr;
  554. cc = snprintf(epd->buf + epd->pos, space,
  555. "ep %p cm_id %p state %d flags 0x%lx stid %d "
  556. "backlog %d %pI4:%d/%d\n",
  557. ep, ep->com.cm_id, (int)ep->com.state,
  558. ep->com.flags, ep->stid, ep->backlog,
  559. &lsin->sin_addr, ntohs(lsin->sin_port),
  560. ntohs(mapped_lsin->sin_port));
  561. } else {
  562. struct sockaddr_in6 *lsin6 = (struct sockaddr_in6 *)
  563. &ep->com.local_addr;
  564. struct sockaddr_in6 *mapped_lsin6 = (struct sockaddr_in6 *)
  565. &ep->com.mapped_local_addr;
  566. cc = snprintf(epd->buf + epd->pos, space,
  567. "ep %p cm_id %p state %d flags 0x%lx stid %d "
  568. "backlog %d %pI6:%d/%d\n",
  569. ep, ep->com.cm_id, (int)ep->com.state,
  570. ep->com.flags, ep->stid, ep->backlog,
  571. &lsin6->sin6_addr, ntohs(lsin6->sin6_port),
  572. ntohs(mapped_lsin6->sin6_port));
  573. }
  574. if (cc < space)
  575. epd->pos += cc;
  576. return 0;
  577. }
  578. static int ep_release(struct inode *inode, struct file *file)
  579. {
  580. struct c4iw_debugfs_data *epd = file->private_data;
  581. if (!epd) {
  582. pr_info("%s null qpd?\n", __func__);
  583. return 0;
  584. }
  585. vfree(epd->buf);
  586. kfree(epd);
  587. return 0;
  588. }
  589. static int ep_open(struct inode *inode, struct file *file)
  590. {
  591. struct c4iw_debugfs_data *epd;
  592. int ret = 0;
  593. int count = 1;
  594. epd = kmalloc(sizeof(*epd), GFP_KERNEL);
  595. if (!epd) {
  596. ret = -ENOMEM;
  597. goto out;
  598. }
  599. epd->devp = inode->i_private;
  600. epd->pos = 0;
  601. spin_lock_irq(&epd->devp->lock);
  602. idr_for_each(&epd->devp->hwtid_idr, count_idrs, &count);
  603. idr_for_each(&epd->devp->atid_idr, count_idrs, &count);
  604. idr_for_each(&epd->devp->stid_idr, count_idrs, &count);
  605. spin_unlock_irq(&epd->devp->lock);
  606. epd->bufsize = count * 240;
  607. epd->buf = vmalloc(epd->bufsize);
  608. if (!epd->buf) {
  609. ret = -ENOMEM;
  610. goto err1;
  611. }
  612. spin_lock_irq(&epd->devp->lock);
  613. idr_for_each(&epd->devp->hwtid_idr, dump_ep, epd);
  614. idr_for_each(&epd->devp->atid_idr, dump_ep, epd);
  615. idr_for_each(&epd->devp->stid_idr, dump_listen_ep, epd);
  616. spin_unlock_irq(&epd->devp->lock);
  617. file->private_data = epd;
  618. goto out;
  619. err1:
  620. kfree(epd);
  621. out:
  622. return ret;
  623. }
  624. static const struct file_operations ep_debugfs_fops = {
  625. .owner = THIS_MODULE,
  626. .open = ep_open,
  627. .release = ep_release,
  628. .read = debugfs_read,
  629. };
  630. static int setup_debugfs(struct c4iw_dev *devp)
  631. {
  632. if (!devp->debugfs_root)
  633. return -1;
  634. debugfs_create_file_size("qps", S_IWUSR, devp->debugfs_root,
  635. (void *)devp, &qp_debugfs_fops, 4096);
  636. debugfs_create_file_size("stags", S_IWUSR, devp->debugfs_root,
  637. (void *)devp, &stag_debugfs_fops, 4096);
  638. debugfs_create_file_size("stats", S_IWUSR, devp->debugfs_root,
  639. (void *)devp, &stats_debugfs_fops, 4096);
  640. debugfs_create_file_size("eps", S_IWUSR, devp->debugfs_root,
  641. (void *)devp, &ep_debugfs_fops, 4096);
  642. if (c4iw_wr_log)
  643. debugfs_create_file_size("wr_log", S_IWUSR, devp->debugfs_root,
  644. (void *)devp, &wr_log_debugfs_fops, 4096);
  645. return 0;
  646. }
  647. void c4iw_release_dev_ucontext(struct c4iw_rdev *rdev,
  648. struct c4iw_dev_ucontext *uctx)
  649. {
  650. struct list_head *pos, *nxt;
  651. struct c4iw_qid_list *entry;
  652. mutex_lock(&uctx->lock);
  653. list_for_each_safe(pos, nxt, &uctx->qpids) {
  654. entry = list_entry(pos, struct c4iw_qid_list, entry);
  655. list_del_init(&entry->entry);
  656. if (!(entry->qid & rdev->qpmask)) {
  657. c4iw_put_resource(&rdev->resource.qid_table,
  658. entry->qid);
  659. mutex_lock(&rdev->stats.lock);
  660. rdev->stats.qid.cur -= rdev->qpmask + 1;
  661. mutex_unlock(&rdev->stats.lock);
  662. }
  663. kfree(entry);
  664. }
  665. list_for_each_safe(pos, nxt, &uctx->qpids) {
  666. entry = list_entry(pos, struct c4iw_qid_list, entry);
  667. list_del_init(&entry->entry);
  668. kfree(entry);
  669. }
  670. mutex_unlock(&uctx->lock);
  671. }
  672. void c4iw_init_dev_ucontext(struct c4iw_rdev *rdev,
  673. struct c4iw_dev_ucontext *uctx)
  674. {
  675. INIT_LIST_HEAD(&uctx->qpids);
  676. INIT_LIST_HEAD(&uctx->cqids);
  677. mutex_init(&uctx->lock);
  678. }
  679. /* Caller takes care of locking if needed */
  680. static int c4iw_rdev_open(struct c4iw_rdev *rdev)
  681. {
  682. int err;
  683. c4iw_init_dev_ucontext(rdev, &rdev->uctx);
  684. /*
  685. * This implementation assumes udb_density == ucq_density! Eventually
  686. * we might need to support this but for now fail the open. Also the
  687. * cqid and qpid range must match for now.
  688. */
  689. if (rdev->lldi.udb_density != rdev->lldi.ucq_density) {
  690. pr_err(MOD "%s: unsupported udb/ucq densities %u/%u\n",
  691. pci_name(rdev->lldi.pdev), rdev->lldi.udb_density,
  692. rdev->lldi.ucq_density);
  693. err = -EINVAL;
  694. goto err1;
  695. }
  696. if (rdev->lldi.vr->qp.start != rdev->lldi.vr->cq.start ||
  697. rdev->lldi.vr->qp.size != rdev->lldi.vr->cq.size) {
  698. pr_err(MOD "%s: unsupported qp and cq id ranges "
  699. "qp start %u size %u cq start %u size %u\n",
  700. pci_name(rdev->lldi.pdev), rdev->lldi.vr->qp.start,
  701. rdev->lldi.vr->qp.size, rdev->lldi.vr->cq.size,
  702. rdev->lldi.vr->cq.size);
  703. err = -EINVAL;
  704. goto err1;
  705. }
  706. rdev->qpmask = rdev->lldi.udb_density - 1;
  707. rdev->cqmask = rdev->lldi.ucq_density - 1;
  708. PDBG("%s dev %s stag start 0x%0x size 0x%0x num stags %d "
  709. "pbl start 0x%0x size 0x%0x rq start 0x%0x size 0x%0x "
  710. "qp qid start %u size %u cq qid start %u size %u\n",
  711. __func__, pci_name(rdev->lldi.pdev), rdev->lldi.vr->stag.start,
  712. rdev->lldi.vr->stag.size, c4iw_num_stags(rdev),
  713. rdev->lldi.vr->pbl.start,
  714. rdev->lldi.vr->pbl.size, rdev->lldi.vr->rq.start,
  715. rdev->lldi.vr->rq.size,
  716. rdev->lldi.vr->qp.start,
  717. rdev->lldi.vr->qp.size,
  718. rdev->lldi.vr->cq.start,
  719. rdev->lldi.vr->cq.size);
  720. PDBG("udb len 0x%x udb base %p db_reg %p gts_reg %p "
  721. "qpmask 0x%x cqmask 0x%x\n",
  722. (unsigned)pci_resource_len(rdev->lldi.pdev, 2),
  723. (void *)pci_resource_start(rdev->lldi.pdev, 2),
  724. rdev->lldi.db_reg, rdev->lldi.gts_reg,
  725. rdev->qpmask, rdev->cqmask);
  726. if (c4iw_num_stags(rdev) == 0) {
  727. err = -EINVAL;
  728. goto err1;
  729. }
  730. rdev->stats.pd.total = T4_MAX_NUM_PD;
  731. rdev->stats.stag.total = rdev->lldi.vr->stag.size;
  732. rdev->stats.pbl.total = rdev->lldi.vr->pbl.size;
  733. rdev->stats.rqt.total = rdev->lldi.vr->rq.size;
  734. rdev->stats.ocqp.total = rdev->lldi.vr->ocq.size;
  735. rdev->stats.qid.total = rdev->lldi.vr->qp.size;
  736. err = c4iw_init_resource(rdev, c4iw_num_stags(rdev), T4_MAX_NUM_PD);
  737. if (err) {
  738. printk(KERN_ERR MOD "error %d initializing resources\n", err);
  739. goto err1;
  740. }
  741. err = c4iw_pblpool_create(rdev);
  742. if (err) {
  743. printk(KERN_ERR MOD "error %d initializing pbl pool\n", err);
  744. goto err2;
  745. }
  746. err = c4iw_rqtpool_create(rdev);
  747. if (err) {
  748. printk(KERN_ERR MOD "error %d initializing rqt pool\n", err);
  749. goto err3;
  750. }
  751. err = c4iw_ocqp_pool_create(rdev);
  752. if (err) {
  753. printk(KERN_ERR MOD "error %d initializing ocqp pool\n", err);
  754. goto err4;
  755. }
  756. rdev->status_page = (struct t4_dev_status_page *)
  757. __get_free_page(GFP_KERNEL);
  758. if (!rdev->status_page)
  759. goto destroy_ocqp_pool;
  760. rdev->status_page->qp_start = rdev->lldi.vr->qp.start;
  761. rdev->status_page->qp_size = rdev->lldi.vr->qp.size;
  762. rdev->status_page->cq_start = rdev->lldi.vr->cq.start;
  763. rdev->status_page->cq_size = rdev->lldi.vr->cq.size;
  764. if (c4iw_wr_log) {
  765. rdev->wr_log = kzalloc((1 << c4iw_wr_log_size_order) *
  766. sizeof(*rdev->wr_log), GFP_KERNEL);
  767. if (rdev->wr_log) {
  768. rdev->wr_log_size = 1 << c4iw_wr_log_size_order;
  769. atomic_set(&rdev->wr_log_idx, 0);
  770. } else {
  771. pr_err(MOD "error allocating wr_log. Logging disabled\n");
  772. }
  773. }
  774. rdev->status_page->db_off = 0;
  775. return 0;
  776. destroy_ocqp_pool:
  777. c4iw_ocqp_pool_destroy(rdev);
  778. err4:
  779. c4iw_rqtpool_destroy(rdev);
  780. err3:
  781. c4iw_pblpool_destroy(rdev);
  782. err2:
  783. c4iw_destroy_resource(&rdev->resource);
  784. err1:
  785. return err;
  786. }
  787. static void c4iw_rdev_close(struct c4iw_rdev *rdev)
  788. {
  789. kfree(rdev->wr_log);
  790. free_page((unsigned long)rdev->status_page);
  791. c4iw_pblpool_destroy(rdev);
  792. c4iw_rqtpool_destroy(rdev);
  793. c4iw_destroy_resource(&rdev->resource);
  794. }
  795. static void c4iw_dealloc(struct uld_ctx *ctx)
  796. {
  797. c4iw_rdev_close(&ctx->dev->rdev);
  798. idr_destroy(&ctx->dev->cqidr);
  799. idr_destroy(&ctx->dev->qpidr);
  800. idr_destroy(&ctx->dev->mmidr);
  801. idr_destroy(&ctx->dev->hwtid_idr);
  802. idr_destroy(&ctx->dev->stid_idr);
  803. idr_destroy(&ctx->dev->atid_idr);
  804. if (ctx->dev->rdev.bar2_kva)
  805. iounmap(ctx->dev->rdev.bar2_kva);
  806. if (ctx->dev->rdev.oc_mw_kva)
  807. iounmap(ctx->dev->rdev.oc_mw_kva);
  808. ib_dealloc_device(&ctx->dev->ibdev);
  809. ctx->dev = NULL;
  810. }
  811. static void c4iw_remove(struct uld_ctx *ctx)
  812. {
  813. PDBG("%s c4iw_dev %p\n", __func__, ctx->dev);
  814. c4iw_unregister_device(ctx->dev);
  815. c4iw_dealloc(ctx);
  816. }
  817. static int rdma_supported(const struct cxgb4_lld_info *infop)
  818. {
  819. return infop->vr->stag.size > 0 && infop->vr->pbl.size > 0 &&
  820. infop->vr->rq.size > 0 && infop->vr->qp.size > 0 &&
  821. infop->vr->cq.size > 0;
  822. }
  823. static struct c4iw_dev *c4iw_alloc(const struct cxgb4_lld_info *infop)
  824. {
  825. struct c4iw_dev *devp;
  826. int ret;
  827. if (!rdma_supported(infop)) {
  828. printk(KERN_INFO MOD "%s: RDMA not supported on this device.\n",
  829. pci_name(infop->pdev));
  830. return ERR_PTR(-ENOSYS);
  831. }
  832. if (!ocqp_supported(infop))
  833. pr_info("%s: On-Chip Queues not supported on this device.\n",
  834. pci_name(infop->pdev));
  835. devp = (struct c4iw_dev *)ib_alloc_device(sizeof(*devp));
  836. if (!devp) {
  837. printk(KERN_ERR MOD "Cannot allocate ib device\n");
  838. return ERR_PTR(-ENOMEM);
  839. }
  840. devp->rdev.lldi = *infop;
  841. /* init various hw-queue params based on lld info */
  842. PDBG("%s: Ing. padding boundary is %d, egrsstatuspagesize = %d\n",
  843. __func__, devp->rdev.lldi.sge_ingpadboundary,
  844. devp->rdev.lldi.sge_egrstatuspagesize);
  845. devp->rdev.hw_queue.t4_eq_status_entries =
  846. devp->rdev.lldi.sge_ingpadboundary > 64 ? 2 : 1;
  847. devp->rdev.hw_queue.t4_max_eq_size = 65520;
  848. devp->rdev.hw_queue.t4_max_iq_size = 65520;
  849. devp->rdev.hw_queue.t4_max_rq_size = 8192 -
  850. devp->rdev.hw_queue.t4_eq_status_entries - 1;
  851. devp->rdev.hw_queue.t4_max_sq_size =
  852. devp->rdev.hw_queue.t4_max_eq_size -
  853. devp->rdev.hw_queue.t4_eq_status_entries - 1;
  854. devp->rdev.hw_queue.t4_max_qp_depth =
  855. devp->rdev.hw_queue.t4_max_rq_size;
  856. devp->rdev.hw_queue.t4_max_cq_depth =
  857. devp->rdev.hw_queue.t4_max_iq_size - 2;
  858. devp->rdev.hw_queue.t4_stat_len =
  859. devp->rdev.lldi.sge_egrstatuspagesize;
  860. /*
  861. * For T5/T6 devices, we map all of BAR2 with WC.
  862. * For T4 devices with onchip qp mem, we map only that part
  863. * of BAR2 with WC.
  864. */
  865. devp->rdev.bar2_pa = pci_resource_start(devp->rdev.lldi.pdev, 2);
  866. if (!is_t4(devp->rdev.lldi.adapter_type)) {
  867. devp->rdev.bar2_kva = ioremap_wc(devp->rdev.bar2_pa,
  868. pci_resource_len(devp->rdev.lldi.pdev, 2));
  869. if (!devp->rdev.bar2_kva) {
  870. pr_err(MOD "Unable to ioremap BAR2\n");
  871. ib_dealloc_device(&devp->ibdev);
  872. return ERR_PTR(-EINVAL);
  873. }
  874. } else if (ocqp_supported(infop)) {
  875. devp->rdev.oc_mw_pa =
  876. pci_resource_start(devp->rdev.lldi.pdev, 2) +
  877. pci_resource_len(devp->rdev.lldi.pdev, 2) -
  878. roundup_pow_of_two(devp->rdev.lldi.vr->ocq.size);
  879. devp->rdev.oc_mw_kva = ioremap_wc(devp->rdev.oc_mw_pa,
  880. devp->rdev.lldi.vr->ocq.size);
  881. if (!devp->rdev.oc_mw_kva) {
  882. pr_err(MOD "Unable to ioremap onchip mem\n");
  883. ib_dealloc_device(&devp->ibdev);
  884. return ERR_PTR(-EINVAL);
  885. }
  886. }
  887. PDBG(KERN_INFO MOD "ocq memory: "
  888. "hw_start 0x%x size %u mw_pa 0x%lx mw_kva %p\n",
  889. devp->rdev.lldi.vr->ocq.start, devp->rdev.lldi.vr->ocq.size,
  890. devp->rdev.oc_mw_pa, devp->rdev.oc_mw_kva);
  891. ret = c4iw_rdev_open(&devp->rdev);
  892. if (ret) {
  893. printk(KERN_ERR MOD "Unable to open CXIO rdev err %d\n", ret);
  894. ib_dealloc_device(&devp->ibdev);
  895. return ERR_PTR(ret);
  896. }
  897. idr_init(&devp->cqidr);
  898. idr_init(&devp->qpidr);
  899. idr_init(&devp->mmidr);
  900. idr_init(&devp->hwtid_idr);
  901. idr_init(&devp->stid_idr);
  902. idr_init(&devp->atid_idr);
  903. spin_lock_init(&devp->lock);
  904. mutex_init(&devp->rdev.stats.lock);
  905. mutex_init(&devp->db_mutex);
  906. INIT_LIST_HEAD(&devp->db_fc_list);
  907. devp->avail_ird = devp->rdev.lldi.max_ird_adapter;
  908. if (c4iw_debugfs_root) {
  909. devp->debugfs_root = debugfs_create_dir(
  910. pci_name(devp->rdev.lldi.pdev),
  911. c4iw_debugfs_root);
  912. setup_debugfs(devp);
  913. }
  914. return devp;
  915. }
  916. static void *c4iw_uld_add(const struct cxgb4_lld_info *infop)
  917. {
  918. struct uld_ctx *ctx;
  919. static int vers_printed;
  920. int i;
  921. if (!vers_printed++)
  922. pr_info("Chelsio T4/T5 RDMA Driver - version %s\n",
  923. DRV_VERSION);
  924. ctx = kzalloc(sizeof *ctx, GFP_KERNEL);
  925. if (!ctx) {
  926. ctx = ERR_PTR(-ENOMEM);
  927. goto out;
  928. }
  929. ctx->lldi = *infop;
  930. PDBG("%s found device %s nchan %u nrxq %u ntxq %u nports %u\n",
  931. __func__, pci_name(ctx->lldi.pdev),
  932. ctx->lldi.nchan, ctx->lldi.nrxq,
  933. ctx->lldi.ntxq, ctx->lldi.nports);
  934. mutex_lock(&dev_mutex);
  935. list_add_tail(&ctx->entry, &uld_ctx_list);
  936. mutex_unlock(&dev_mutex);
  937. for (i = 0; i < ctx->lldi.nrxq; i++)
  938. PDBG("rxqid[%u] %u\n", i, ctx->lldi.rxq_ids[i]);
  939. out:
  940. return ctx;
  941. }
  942. static inline struct sk_buff *copy_gl_to_skb_pkt(const struct pkt_gl *gl,
  943. const __be64 *rsp,
  944. u32 pktshift)
  945. {
  946. struct sk_buff *skb;
  947. /*
  948. * Allocate space for cpl_pass_accept_req which will be synthesized by
  949. * driver. Once the driver synthesizes the request the skb will go
  950. * through the regular cpl_pass_accept_req processing.
  951. * The math here assumes sizeof cpl_pass_accept_req >= sizeof
  952. * cpl_rx_pkt.
  953. */
  954. skb = alloc_skb(gl->tot_len + sizeof(struct cpl_pass_accept_req) +
  955. sizeof(struct rss_header) - pktshift, GFP_ATOMIC);
  956. if (unlikely(!skb))
  957. return NULL;
  958. __skb_put(skb, gl->tot_len + sizeof(struct cpl_pass_accept_req) +
  959. sizeof(struct rss_header) - pktshift);
  960. /*
  961. * This skb will contain:
  962. * rss_header from the rspq descriptor (1 flit)
  963. * cpl_rx_pkt struct from the rspq descriptor (2 flits)
  964. * space for the difference between the size of an
  965. * rx_pkt and pass_accept_req cpl (1 flit)
  966. * the packet data from the gl
  967. */
  968. skb_copy_to_linear_data(skb, rsp, sizeof(struct cpl_pass_accept_req) +
  969. sizeof(struct rss_header));
  970. skb_copy_to_linear_data_offset(skb, sizeof(struct rss_header) +
  971. sizeof(struct cpl_pass_accept_req),
  972. gl->va + pktshift,
  973. gl->tot_len - pktshift);
  974. return skb;
  975. }
  976. static inline int recv_rx_pkt(struct c4iw_dev *dev, const struct pkt_gl *gl,
  977. const __be64 *rsp)
  978. {
  979. unsigned int opcode = *(u8 *)rsp;
  980. struct sk_buff *skb;
  981. if (opcode != CPL_RX_PKT)
  982. goto out;
  983. skb = copy_gl_to_skb_pkt(gl , rsp, dev->rdev.lldi.sge_pktshift);
  984. if (skb == NULL)
  985. goto out;
  986. if (c4iw_handlers[opcode] == NULL) {
  987. pr_info("%s no handler opcode 0x%x...\n", __func__,
  988. opcode);
  989. kfree_skb(skb);
  990. goto out;
  991. }
  992. c4iw_handlers[opcode](dev, skb);
  993. return 1;
  994. out:
  995. return 0;
  996. }
  997. static int c4iw_uld_rx_handler(void *handle, const __be64 *rsp,
  998. const struct pkt_gl *gl)
  999. {
  1000. struct uld_ctx *ctx = handle;
  1001. struct c4iw_dev *dev = ctx->dev;
  1002. struct sk_buff *skb;
  1003. u8 opcode;
  1004. if (gl == NULL) {
  1005. /* omit RSS and rsp_ctrl at end of descriptor */
  1006. unsigned int len = 64 - sizeof(struct rsp_ctrl) - 8;
  1007. skb = alloc_skb(256, GFP_ATOMIC);
  1008. if (!skb)
  1009. goto nomem;
  1010. __skb_put(skb, len);
  1011. skb_copy_to_linear_data(skb, &rsp[1], len);
  1012. } else if (gl == CXGB4_MSG_AN) {
  1013. const struct rsp_ctrl *rc = (void *)rsp;
  1014. u32 qid = be32_to_cpu(rc->pldbuflen_qid);
  1015. c4iw_ev_handler(dev, qid);
  1016. return 0;
  1017. } else if (unlikely(*(u8 *)rsp != *(u8 *)gl->va)) {
  1018. if (recv_rx_pkt(dev, gl, rsp))
  1019. return 0;
  1020. pr_info("%s: unexpected FL contents at %p, " \
  1021. "RSS %#llx, FL %#llx, len %u\n",
  1022. pci_name(ctx->lldi.pdev), gl->va,
  1023. (unsigned long long)be64_to_cpu(*rsp),
  1024. (unsigned long long)be64_to_cpu(
  1025. *(__force __be64 *)gl->va),
  1026. gl->tot_len);
  1027. return 0;
  1028. } else {
  1029. skb = cxgb4_pktgl_to_skb(gl, 128, 128);
  1030. if (unlikely(!skb))
  1031. goto nomem;
  1032. }
  1033. opcode = *(u8 *)rsp;
  1034. if (c4iw_handlers[opcode]) {
  1035. c4iw_handlers[opcode](dev, skb);
  1036. } else {
  1037. pr_info("%s no handler opcode 0x%x...\n", __func__,
  1038. opcode);
  1039. kfree_skb(skb);
  1040. }
  1041. return 0;
  1042. nomem:
  1043. return -1;
  1044. }
  1045. static int c4iw_uld_state_change(void *handle, enum cxgb4_state new_state)
  1046. {
  1047. struct uld_ctx *ctx = handle;
  1048. PDBG("%s new_state %u\n", __func__, new_state);
  1049. switch (new_state) {
  1050. case CXGB4_STATE_UP:
  1051. printk(KERN_INFO MOD "%s: Up\n", pci_name(ctx->lldi.pdev));
  1052. if (!ctx->dev) {
  1053. int ret;
  1054. ctx->dev = c4iw_alloc(&ctx->lldi);
  1055. if (IS_ERR(ctx->dev)) {
  1056. printk(KERN_ERR MOD
  1057. "%s: initialization failed: %ld\n",
  1058. pci_name(ctx->lldi.pdev),
  1059. PTR_ERR(ctx->dev));
  1060. ctx->dev = NULL;
  1061. break;
  1062. }
  1063. ret = c4iw_register_device(ctx->dev);
  1064. if (ret) {
  1065. printk(KERN_ERR MOD
  1066. "%s: RDMA registration failed: %d\n",
  1067. pci_name(ctx->lldi.pdev), ret);
  1068. c4iw_dealloc(ctx);
  1069. }
  1070. }
  1071. break;
  1072. case CXGB4_STATE_DOWN:
  1073. printk(KERN_INFO MOD "%s: Down\n",
  1074. pci_name(ctx->lldi.pdev));
  1075. if (ctx->dev)
  1076. c4iw_remove(ctx);
  1077. break;
  1078. case CXGB4_STATE_START_RECOVERY:
  1079. printk(KERN_INFO MOD "%s: Fatal Error\n",
  1080. pci_name(ctx->lldi.pdev));
  1081. if (ctx->dev) {
  1082. struct ib_event event;
  1083. ctx->dev->rdev.flags |= T4_FATAL_ERROR;
  1084. memset(&event, 0, sizeof event);
  1085. event.event = IB_EVENT_DEVICE_FATAL;
  1086. event.device = &ctx->dev->ibdev;
  1087. ib_dispatch_event(&event);
  1088. c4iw_remove(ctx);
  1089. }
  1090. break;
  1091. case CXGB4_STATE_DETACH:
  1092. printk(KERN_INFO MOD "%s: Detach\n",
  1093. pci_name(ctx->lldi.pdev));
  1094. if (ctx->dev)
  1095. c4iw_remove(ctx);
  1096. break;
  1097. }
  1098. return 0;
  1099. }
  1100. static int disable_qp_db(int id, void *p, void *data)
  1101. {
  1102. struct c4iw_qp *qp = p;
  1103. t4_disable_wq_db(&qp->wq);
  1104. return 0;
  1105. }
  1106. static void stop_queues(struct uld_ctx *ctx)
  1107. {
  1108. unsigned long flags;
  1109. spin_lock_irqsave(&ctx->dev->lock, flags);
  1110. ctx->dev->rdev.stats.db_state_transitions++;
  1111. ctx->dev->db_state = STOPPED;
  1112. if (ctx->dev->rdev.flags & T4_STATUS_PAGE_DISABLED)
  1113. idr_for_each(&ctx->dev->qpidr, disable_qp_db, NULL);
  1114. else
  1115. ctx->dev->rdev.status_page->db_off = 1;
  1116. spin_unlock_irqrestore(&ctx->dev->lock, flags);
  1117. }
  1118. static int enable_qp_db(int id, void *p, void *data)
  1119. {
  1120. struct c4iw_qp *qp = p;
  1121. t4_enable_wq_db(&qp->wq);
  1122. return 0;
  1123. }
  1124. static void resume_rc_qp(struct c4iw_qp *qp)
  1125. {
  1126. spin_lock(&qp->lock);
  1127. t4_ring_sq_db(&qp->wq, qp->wq.sq.wq_pidx_inc, NULL);
  1128. qp->wq.sq.wq_pidx_inc = 0;
  1129. t4_ring_rq_db(&qp->wq, qp->wq.rq.wq_pidx_inc, NULL);
  1130. qp->wq.rq.wq_pidx_inc = 0;
  1131. spin_unlock(&qp->lock);
  1132. }
  1133. static void resume_a_chunk(struct uld_ctx *ctx)
  1134. {
  1135. int i;
  1136. struct c4iw_qp *qp;
  1137. for (i = 0; i < DB_FC_RESUME_SIZE; i++) {
  1138. qp = list_first_entry(&ctx->dev->db_fc_list, struct c4iw_qp,
  1139. db_fc_entry);
  1140. list_del_init(&qp->db_fc_entry);
  1141. resume_rc_qp(qp);
  1142. if (list_empty(&ctx->dev->db_fc_list))
  1143. break;
  1144. }
  1145. }
  1146. static void resume_queues(struct uld_ctx *ctx)
  1147. {
  1148. spin_lock_irq(&ctx->dev->lock);
  1149. if (ctx->dev->db_state != STOPPED)
  1150. goto out;
  1151. ctx->dev->db_state = FLOW_CONTROL;
  1152. while (1) {
  1153. if (list_empty(&ctx->dev->db_fc_list)) {
  1154. WARN_ON(ctx->dev->db_state != FLOW_CONTROL);
  1155. ctx->dev->db_state = NORMAL;
  1156. ctx->dev->rdev.stats.db_state_transitions++;
  1157. if (ctx->dev->rdev.flags & T4_STATUS_PAGE_DISABLED) {
  1158. idr_for_each(&ctx->dev->qpidr, enable_qp_db,
  1159. NULL);
  1160. } else {
  1161. ctx->dev->rdev.status_page->db_off = 0;
  1162. }
  1163. break;
  1164. } else {
  1165. if (cxgb4_dbfifo_count(ctx->dev->rdev.lldi.ports[0], 1)
  1166. < (ctx->dev->rdev.lldi.dbfifo_int_thresh <<
  1167. DB_FC_DRAIN_THRESH)) {
  1168. resume_a_chunk(ctx);
  1169. }
  1170. if (!list_empty(&ctx->dev->db_fc_list)) {
  1171. spin_unlock_irq(&ctx->dev->lock);
  1172. if (DB_FC_RESUME_DELAY) {
  1173. set_current_state(TASK_UNINTERRUPTIBLE);
  1174. schedule_timeout(DB_FC_RESUME_DELAY);
  1175. }
  1176. spin_lock_irq(&ctx->dev->lock);
  1177. if (ctx->dev->db_state != FLOW_CONTROL)
  1178. break;
  1179. }
  1180. }
  1181. }
  1182. out:
  1183. if (ctx->dev->db_state != NORMAL)
  1184. ctx->dev->rdev.stats.db_fc_interruptions++;
  1185. spin_unlock_irq(&ctx->dev->lock);
  1186. }
  1187. struct qp_list {
  1188. unsigned idx;
  1189. struct c4iw_qp **qps;
  1190. };
  1191. static int add_and_ref_qp(int id, void *p, void *data)
  1192. {
  1193. struct qp_list *qp_listp = data;
  1194. struct c4iw_qp *qp = p;
  1195. c4iw_qp_add_ref(&qp->ibqp);
  1196. qp_listp->qps[qp_listp->idx++] = qp;
  1197. return 0;
  1198. }
  1199. static int count_qps(int id, void *p, void *data)
  1200. {
  1201. unsigned *countp = data;
  1202. (*countp)++;
  1203. return 0;
  1204. }
  1205. static void deref_qps(struct qp_list *qp_list)
  1206. {
  1207. int idx;
  1208. for (idx = 0; idx < qp_list->idx; idx++)
  1209. c4iw_qp_rem_ref(&qp_list->qps[idx]->ibqp);
  1210. }
  1211. static void recover_lost_dbs(struct uld_ctx *ctx, struct qp_list *qp_list)
  1212. {
  1213. int idx;
  1214. int ret;
  1215. for (idx = 0; idx < qp_list->idx; idx++) {
  1216. struct c4iw_qp *qp = qp_list->qps[idx];
  1217. spin_lock_irq(&qp->rhp->lock);
  1218. spin_lock(&qp->lock);
  1219. ret = cxgb4_sync_txq_pidx(qp->rhp->rdev.lldi.ports[0],
  1220. qp->wq.sq.qid,
  1221. t4_sq_host_wq_pidx(&qp->wq),
  1222. t4_sq_wq_size(&qp->wq));
  1223. if (ret) {
  1224. pr_err(MOD "%s: Fatal error - "
  1225. "DB overflow recovery failed - "
  1226. "error syncing SQ qid %u\n",
  1227. pci_name(ctx->lldi.pdev), qp->wq.sq.qid);
  1228. spin_unlock(&qp->lock);
  1229. spin_unlock_irq(&qp->rhp->lock);
  1230. return;
  1231. }
  1232. qp->wq.sq.wq_pidx_inc = 0;
  1233. ret = cxgb4_sync_txq_pidx(qp->rhp->rdev.lldi.ports[0],
  1234. qp->wq.rq.qid,
  1235. t4_rq_host_wq_pidx(&qp->wq),
  1236. t4_rq_wq_size(&qp->wq));
  1237. if (ret) {
  1238. pr_err(MOD "%s: Fatal error - "
  1239. "DB overflow recovery failed - "
  1240. "error syncing RQ qid %u\n",
  1241. pci_name(ctx->lldi.pdev), qp->wq.rq.qid);
  1242. spin_unlock(&qp->lock);
  1243. spin_unlock_irq(&qp->rhp->lock);
  1244. return;
  1245. }
  1246. qp->wq.rq.wq_pidx_inc = 0;
  1247. spin_unlock(&qp->lock);
  1248. spin_unlock_irq(&qp->rhp->lock);
  1249. /* Wait for the dbfifo to drain */
  1250. while (cxgb4_dbfifo_count(qp->rhp->rdev.lldi.ports[0], 1) > 0) {
  1251. set_current_state(TASK_UNINTERRUPTIBLE);
  1252. schedule_timeout(usecs_to_jiffies(10));
  1253. }
  1254. }
  1255. }
  1256. static void recover_queues(struct uld_ctx *ctx)
  1257. {
  1258. int count = 0;
  1259. struct qp_list qp_list;
  1260. int ret;
  1261. /* slow everybody down */
  1262. set_current_state(TASK_UNINTERRUPTIBLE);
  1263. schedule_timeout(usecs_to_jiffies(1000));
  1264. /* flush the SGE contexts */
  1265. ret = cxgb4_flush_eq_cache(ctx->dev->rdev.lldi.ports[0]);
  1266. if (ret) {
  1267. printk(KERN_ERR MOD "%s: Fatal error - DB overflow recovery failed\n",
  1268. pci_name(ctx->lldi.pdev));
  1269. return;
  1270. }
  1271. /* Count active queues so we can build a list of queues to recover */
  1272. spin_lock_irq(&ctx->dev->lock);
  1273. WARN_ON(ctx->dev->db_state != STOPPED);
  1274. ctx->dev->db_state = RECOVERY;
  1275. idr_for_each(&ctx->dev->qpidr, count_qps, &count);
  1276. qp_list.qps = kzalloc(count * sizeof *qp_list.qps, GFP_ATOMIC);
  1277. if (!qp_list.qps) {
  1278. printk(KERN_ERR MOD "%s: Fatal error - DB overflow recovery failed\n",
  1279. pci_name(ctx->lldi.pdev));
  1280. spin_unlock_irq(&ctx->dev->lock);
  1281. return;
  1282. }
  1283. qp_list.idx = 0;
  1284. /* add and ref each qp so it doesn't get freed */
  1285. idr_for_each(&ctx->dev->qpidr, add_and_ref_qp, &qp_list);
  1286. spin_unlock_irq(&ctx->dev->lock);
  1287. /* now traverse the list in a safe context to recover the db state*/
  1288. recover_lost_dbs(ctx, &qp_list);
  1289. /* we're almost done! deref the qps and clean up */
  1290. deref_qps(&qp_list);
  1291. kfree(qp_list.qps);
  1292. spin_lock_irq(&ctx->dev->lock);
  1293. WARN_ON(ctx->dev->db_state != RECOVERY);
  1294. ctx->dev->db_state = STOPPED;
  1295. spin_unlock_irq(&ctx->dev->lock);
  1296. }
  1297. static int c4iw_uld_control(void *handle, enum cxgb4_control control, ...)
  1298. {
  1299. struct uld_ctx *ctx = handle;
  1300. switch (control) {
  1301. case CXGB4_CONTROL_DB_FULL:
  1302. stop_queues(ctx);
  1303. ctx->dev->rdev.stats.db_full++;
  1304. break;
  1305. case CXGB4_CONTROL_DB_EMPTY:
  1306. resume_queues(ctx);
  1307. mutex_lock(&ctx->dev->rdev.stats.lock);
  1308. ctx->dev->rdev.stats.db_empty++;
  1309. mutex_unlock(&ctx->dev->rdev.stats.lock);
  1310. break;
  1311. case CXGB4_CONTROL_DB_DROP:
  1312. recover_queues(ctx);
  1313. mutex_lock(&ctx->dev->rdev.stats.lock);
  1314. ctx->dev->rdev.stats.db_drop++;
  1315. mutex_unlock(&ctx->dev->rdev.stats.lock);
  1316. break;
  1317. default:
  1318. printk(KERN_WARNING MOD "%s: unknown control cmd %u\n",
  1319. pci_name(ctx->lldi.pdev), control);
  1320. break;
  1321. }
  1322. return 0;
  1323. }
  1324. static struct cxgb4_uld_info c4iw_uld_info = {
  1325. .name = DRV_NAME,
  1326. .add = c4iw_uld_add,
  1327. .rx_handler = c4iw_uld_rx_handler,
  1328. .state_change = c4iw_uld_state_change,
  1329. .control = c4iw_uld_control,
  1330. };
  1331. static int __init c4iw_init_module(void)
  1332. {
  1333. int err;
  1334. err = c4iw_cm_init();
  1335. if (err)
  1336. return err;
  1337. c4iw_debugfs_root = debugfs_create_dir(DRV_NAME, NULL);
  1338. if (!c4iw_debugfs_root)
  1339. printk(KERN_WARNING MOD
  1340. "could not create debugfs entry, continuing\n");
  1341. if (ibnl_add_client(RDMA_NL_C4IW, RDMA_NL_IWPM_NUM_OPS,
  1342. c4iw_nl_cb_table))
  1343. pr_err("%s[%u]: Failed to add netlink callback\n"
  1344. , __func__, __LINE__);
  1345. err = iwpm_init(RDMA_NL_C4IW);
  1346. if (err) {
  1347. pr_err("port mapper initialization failed with %d\n", err);
  1348. ibnl_remove_client(RDMA_NL_C4IW);
  1349. c4iw_cm_term();
  1350. debugfs_remove_recursive(c4iw_debugfs_root);
  1351. return err;
  1352. }
  1353. cxgb4_register_uld(CXGB4_ULD_RDMA, &c4iw_uld_info);
  1354. return 0;
  1355. }
  1356. static void __exit c4iw_exit_module(void)
  1357. {
  1358. struct uld_ctx *ctx, *tmp;
  1359. mutex_lock(&dev_mutex);
  1360. list_for_each_entry_safe(ctx, tmp, &uld_ctx_list, entry) {
  1361. if (ctx->dev)
  1362. c4iw_remove(ctx);
  1363. kfree(ctx);
  1364. }
  1365. mutex_unlock(&dev_mutex);
  1366. cxgb4_unregister_uld(CXGB4_ULD_RDMA);
  1367. iwpm_exit(RDMA_NL_C4IW);
  1368. ibnl_remove_client(RDMA_NL_C4IW);
  1369. c4iw_cm_term();
  1370. debugfs_remove_recursive(c4iw_debugfs_root);
  1371. }
  1372. module_init(c4iw_init_module);
  1373. module_exit(c4iw_exit_module);