radeon_connectors.c 83 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510
  1. /*
  2. * Copyright 2007-8 Advanced Micro Devices, Inc.
  3. * Copyright 2008 Red Hat Inc.
  4. *
  5. * Permission is hereby granted, free of charge, to any person obtaining a
  6. * copy of this software and associated documentation files (the "Software"),
  7. * to deal in the Software without restriction, including without limitation
  8. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  9. * and/or sell copies of the Software, and to permit persons to whom the
  10. * Software is furnished to do so, subject to the following conditions:
  11. *
  12. * The above copyright notice and this permission notice shall be included in
  13. * all copies or substantial portions of the Software.
  14. *
  15. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  16. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  17. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  18. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  19. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  20. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  21. * OTHER DEALINGS IN THE SOFTWARE.
  22. *
  23. * Authors: Dave Airlie
  24. * Alex Deucher
  25. */
  26. #include <drm/drmP.h>
  27. #include <drm/drm_edid.h>
  28. #include <drm/drm_crtc_helper.h>
  29. #include <drm/drm_fb_helper.h>
  30. #include <drm/drm_dp_mst_helper.h>
  31. #include <drm/radeon_drm.h>
  32. #include "radeon.h"
  33. #include "radeon_audio.h"
  34. #include "atom.h"
  35. #include <linux/pm_runtime.h>
  36. #include <linux/vga_switcheroo.h>
  37. static int radeon_dp_handle_hpd(struct drm_connector *connector)
  38. {
  39. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  40. int ret;
  41. ret = radeon_dp_mst_check_status(radeon_connector);
  42. if (ret == -EINVAL)
  43. return 1;
  44. return 0;
  45. }
  46. void radeon_connector_hotplug(struct drm_connector *connector)
  47. {
  48. struct drm_device *dev = connector->dev;
  49. struct radeon_device *rdev = dev->dev_private;
  50. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  51. if (connector->connector_type == DRM_MODE_CONNECTOR_DisplayPort) {
  52. struct radeon_connector_atom_dig *dig_connector =
  53. radeon_connector->con_priv;
  54. if (radeon_connector->is_mst_connector)
  55. return;
  56. if (dig_connector->is_mst) {
  57. radeon_dp_handle_hpd(connector);
  58. return;
  59. }
  60. }
  61. /* bail if the connector does not have hpd pin, e.g.,
  62. * VGA, TV, etc.
  63. */
  64. if (radeon_connector->hpd.hpd == RADEON_HPD_NONE)
  65. return;
  66. radeon_hpd_set_polarity(rdev, radeon_connector->hpd.hpd);
  67. /* if the connector is already off, don't turn it back on */
  68. /* FIXME: This access isn't protected by any locks. */
  69. if (connector->dpms != DRM_MODE_DPMS_ON)
  70. return;
  71. /* just deal with DP (not eDP) here. */
  72. if (connector->connector_type == DRM_MODE_CONNECTOR_DisplayPort) {
  73. struct radeon_connector_atom_dig *dig_connector =
  74. radeon_connector->con_priv;
  75. /* if existing sink type was not DP no need to retrain */
  76. if (dig_connector->dp_sink_type != CONNECTOR_OBJECT_ID_DISPLAYPORT)
  77. return;
  78. /* first get sink type as it may be reset after (un)plug */
  79. dig_connector->dp_sink_type = radeon_dp_getsinktype(radeon_connector);
  80. /* don't do anything if sink is not display port, i.e.,
  81. * passive dp->(dvi|hdmi) adaptor
  82. */
  83. if (dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT &&
  84. radeon_hpd_sense(rdev, radeon_connector->hpd.hpd) &&
  85. radeon_dp_needs_link_train(radeon_connector)) {
  86. /* Don't start link training before we have the DPCD */
  87. if (!radeon_dp_getdpcd(radeon_connector))
  88. return;
  89. /* Turn the connector off and back on immediately, which
  90. * will trigger link training
  91. */
  92. drm_helper_connector_dpms(connector, DRM_MODE_DPMS_OFF);
  93. drm_helper_connector_dpms(connector, DRM_MODE_DPMS_ON);
  94. }
  95. }
  96. }
  97. static void radeon_property_change_mode(struct drm_encoder *encoder)
  98. {
  99. struct drm_crtc *crtc = encoder->crtc;
  100. if (crtc && crtc->enabled) {
  101. drm_crtc_helper_set_mode(crtc, &crtc->mode,
  102. crtc->x, crtc->y, crtc->primary->fb);
  103. }
  104. }
  105. int radeon_get_monitor_bpc(struct drm_connector *connector)
  106. {
  107. struct drm_device *dev = connector->dev;
  108. struct radeon_device *rdev = dev->dev_private;
  109. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  110. struct radeon_connector_atom_dig *dig_connector;
  111. int bpc = 8;
  112. int mode_clock, max_tmds_clock;
  113. switch (connector->connector_type) {
  114. case DRM_MODE_CONNECTOR_DVII:
  115. case DRM_MODE_CONNECTOR_HDMIB:
  116. if (radeon_connector->use_digital) {
  117. if (drm_detect_hdmi_monitor(radeon_connector_edid(connector))) {
  118. if (connector->display_info.bpc)
  119. bpc = connector->display_info.bpc;
  120. }
  121. }
  122. break;
  123. case DRM_MODE_CONNECTOR_DVID:
  124. case DRM_MODE_CONNECTOR_HDMIA:
  125. if (drm_detect_hdmi_monitor(radeon_connector_edid(connector))) {
  126. if (connector->display_info.bpc)
  127. bpc = connector->display_info.bpc;
  128. }
  129. break;
  130. case DRM_MODE_CONNECTOR_DisplayPort:
  131. dig_connector = radeon_connector->con_priv;
  132. if ((dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT) ||
  133. (dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_eDP) ||
  134. drm_detect_hdmi_monitor(radeon_connector_edid(connector))) {
  135. if (connector->display_info.bpc)
  136. bpc = connector->display_info.bpc;
  137. }
  138. break;
  139. case DRM_MODE_CONNECTOR_eDP:
  140. case DRM_MODE_CONNECTOR_LVDS:
  141. if (connector->display_info.bpc)
  142. bpc = connector->display_info.bpc;
  143. else if (ASIC_IS_DCE41(rdev) || ASIC_IS_DCE5(rdev)) {
  144. const struct drm_connector_helper_funcs *connector_funcs =
  145. connector->helper_private;
  146. struct drm_encoder *encoder = connector_funcs->best_encoder(connector);
  147. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  148. struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
  149. if (dig->lcd_misc & ATOM_PANEL_MISC_V13_6BIT_PER_COLOR)
  150. bpc = 6;
  151. else if (dig->lcd_misc & ATOM_PANEL_MISC_V13_8BIT_PER_COLOR)
  152. bpc = 8;
  153. }
  154. break;
  155. }
  156. if (drm_detect_hdmi_monitor(radeon_connector_edid(connector))) {
  157. /* hdmi deep color only implemented on DCE4+ */
  158. if ((bpc > 8) && !ASIC_IS_DCE4(rdev)) {
  159. DRM_DEBUG("%s: HDMI deep color %d bpc unsupported. Using 8 bpc.\n",
  160. connector->name, bpc);
  161. bpc = 8;
  162. }
  163. /*
  164. * Pre DCE-8 hw can't handle > 12 bpc, and more than 12 bpc doesn't make
  165. * much sense without support for > 12 bpc framebuffers. RGB 4:4:4 at
  166. * 12 bpc is always supported on hdmi deep color sinks, as this is
  167. * required by the HDMI-1.3 spec. Clamp to a safe 12 bpc maximum.
  168. */
  169. if (bpc > 12) {
  170. DRM_DEBUG("%s: HDMI deep color %d bpc unsupported. Using 12 bpc.\n",
  171. connector->name, bpc);
  172. bpc = 12;
  173. }
  174. /* Any defined maximum tmds clock limit we must not exceed? */
  175. if (connector->display_info.max_tmds_clock > 0) {
  176. /* mode_clock is clock in kHz for mode to be modeset on this connector */
  177. mode_clock = radeon_connector->pixelclock_for_modeset;
  178. /* Maximum allowable input clock in kHz */
  179. max_tmds_clock = connector->display_info.max_tmds_clock;
  180. DRM_DEBUG("%s: hdmi mode dotclock %d kHz, max tmds input clock %d kHz.\n",
  181. connector->name, mode_clock, max_tmds_clock);
  182. /* Check if bpc is within clock limit. Try to degrade gracefully otherwise */
  183. if ((bpc == 12) && (mode_clock * 3/2 > max_tmds_clock)) {
  184. if ((connector->display_info.edid_hdmi_dc_modes & DRM_EDID_HDMI_DC_30) &&
  185. (mode_clock * 5/4 <= max_tmds_clock))
  186. bpc = 10;
  187. else
  188. bpc = 8;
  189. DRM_DEBUG("%s: HDMI deep color 12 bpc exceeds max tmds clock. Using %d bpc.\n",
  190. connector->name, bpc);
  191. }
  192. if ((bpc == 10) && (mode_clock * 5/4 > max_tmds_clock)) {
  193. bpc = 8;
  194. DRM_DEBUG("%s: HDMI deep color 10 bpc exceeds max tmds clock. Using %d bpc.\n",
  195. connector->name, bpc);
  196. }
  197. }
  198. else if (bpc > 8) {
  199. /* max_tmds_clock missing, but hdmi spec mandates it for deep color. */
  200. DRM_DEBUG("%s: Required max tmds clock for HDMI deep color missing. Using 8 bpc.\n",
  201. connector->name);
  202. bpc = 8;
  203. }
  204. }
  205. if ((radeon_deep_color == 0) && (bpc > 8)) {
  206. DRM_DEBUG("%s: Deep color disabled. Set radeon module param deep_color=1 to enable.\n",
  207. connector->name);
  208. bpc = 8;
  209. }
  210. DRM_DEBUG("%s: Display bpc=%d, returned bpc=%d\n",
  211. connector->name, connector->display_info.bpc, bpc);
  212. return bpc;
  213. }
  214. static void
  215. radeon_connector_update_scratch_regs(struct drm_connector *connector, enum drm_connector_status status)
  216. {
  217. struct drm_device *dev = connector->dev;
  218. struct radeon_device *rdev = dev->dev_private;
  219. struct drm_encoder *best_encoder;
  220. struct drm_encoder *encoder;
  221. const struct drm_connector_helper_funcs *connector_funcs = connector->helper_private;
  222. bool connected;
  223. int i;
  224. best_encoder = connector_funcs->best_encoder(connector);
  225. drm_connector_for_each_possible_encoder(connector, encoder, i) {
  226. if ((encoder == best_encoder) && (status == connector_status_connected))
  227. connected = true;
  228. else
  229. connected = false;
  230. if (rdev->is_atom_bios)
  231. radeon_atombios_connected_scratch_regs(connector, encoder, connected);
  232. else
  233. radeon_combios_connected_scratch_regs(connector, encoder, connected);
  234. }
  235. }
  236. static struct drm_encoder *radeon_find_encoder(struct drm_connector *connector, int encoder_type)
  237. {
  238. struct drm_encoder *encoder;
  239. int i;
  240. drm_connector_for_each_possible_encoder(connector, encoder, i) {
  241. if (encoder->encoder_type == encoder_type)
  242. return encoder;
  243. }
  244. return NULL;
  245. }
  246. struct edid *radeon_connector_edid(struct drm_connector *connector)
  247. {
  248. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  249. struct drm_property_blob *edid_blob = connector->edid_blob_ptr;
  250. if (radeon_connector->edid) {
  251. return radeon_connector->edid;
  252. } else if (edid_blob) {
  253. struct edid *edid = kmemdup(edid_blob->data, edid_blob->length, GFP_KERNEL);
  254. if (edid)
  255. radeon_connector->edid = edid;
  256. }
  257. return radeon_connector->edid;
  258. }
  259. static void radeon_connector_get_edid(struct drm_connector *connector)
  260. {
  261. struct drm_device *dev = connector->dev;
  262. struct radeon_device *rdev = dev->dev_private;
  263. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  264. if (radeon_connector->edid)
  265. return;
  266. /* on hw with routers, select right port */
  267. if (radeon_connector->router.ddc_valid)
  268. radeon_router_select_ddc_port(radeon_connector);
  269. if ((radeon_connector_encoder_get_dp_bridge_encoder_id(connector) !=
  270. ENCODER_OBJECT_ID_NONE) &&
  271. radeon_connector->ddc_bus->has_aux) {
  272. radeon_connector->edid = drm_get_edid(connector,
  273. &radeon_connector->ddc_bus->aux.ddc);
  274. } else if ((connector->connector_type == DRM_MODE_CONNECTOR_DisplayPort) ||
  275. (connector->connector_type == DRM_MODE_CONNECTOR_eDP)) {
  276. struct radeon_connector_atom_dig *dig = radeon_connector->con_priv;
  277. if ((dig->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT ||
  278. dig->dp_sink_type == CONNECTOR_OBJECT_ID_eDP) &&
  279. radeon_connector->ddc_bus->has_aux)
  280. radeon_connector->edid = drm_get_edid(&radeon_connector->base,
  281. &radeon_connector->ddc_bus->aux.ddc);
  282. else if (radeon_connector->ddc_bus)
  283. radeon_connector->edid = drm_get_edid(&radeon_connector->base,
  284. &radeon_connector->ddc_bus->adapter);
  285. } else if (vga_switcheroo_handler_flags() & VGA_SWITCHEROO_CAN_SWITCH_DDC &&
  286. connector->connector_type == DRM_MODE_CONNECTOR_LVDS &&
  287. radeon_connector->ddc_bus) {
  288. radeon_connector->edid = drm_get_edid_switcheroo(&radeon_connector->base,
  289. &radeon_connector->ddc_bus->adapter);
  290. } else if (radeon_connector->ddc_bus) {
  291. radeon_connector->edid = drm_get_edid(&radeon_connector->base,
  292. &radeon_connector->ddc_bus->adapter);
  293. }
  294. if (!radeon_connector->edid) {
  295. /* don't fetch the edid from the vbios if ddc fails and runpm is
  296. * enabled so we report disconnected.
  297. */
  298. if ((rdev->flags & RADEON_IS_PX) && (radeon_runtime_pm != 0))
  299. return;
  300. if (rdev->is_atom_bios) {
  301. /* some laptops provide a hardcoded edid in rom for LCDs */
  302. if (((connector->connector_type == DRM_MODE_CONNECTOR_LVDS) ||
  303. (connector->connector_type == DRM_MODE_CONNECTOR_eDP)))
  304. radeon_connector->edid = radeon_bios_get_hardcoded_edid(rdev);
  305. } else {
  306. /* some servers provide a hardcoded edid in rom for KVMs */
  307. radeon_connector->edid = radeon_bios_get_hardcoded_edid(rdev);
  308. }
  309. }
  310. }
  311. static void radeon_connector_free_edid(struct drm_connector *connector)
  312. {
  313. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  314. if (radeon_connector->edid) {
  315. kfree(radeon_connector->edid);
  316. radeon_connector->edid = NULL;
  317. }
  318. }
  319. static int radeon_ddc_get_modes(struct drm_connector *connector)
  320. {
  321. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  322. int ret;
  323. if (radeon_connector->edid) {
  324. drm_mode_connector_update_edid_property(connector, radeon_connector->edid);
  325. ret = drm_add_edid_modes(connector, radeon_connector->edid);
  326. return ret;
  327. }
  328. drm_mode_connector_update_edid_property(connector, NULL);
  329. return 0;
  330. }
  331. static struct drm_encoder *radeon_best_single_encoder(struct drm_connector *connector)
  332. {
  333. struct drm_encoder *encoder;
  334. int i;
  335. /* pick the first one */
  336. drm_connector_for_each_possible_encoder(connector, encoder, i)
  337. return encoder;
  338. return NULL;
  339. }
  340. static void radeon_get_native_mode(struct drm_connector *connector)
  341. {
  342. struct drm_encoder *encoder = radeon_best_single_encoder(connector);
  343. struct radeon_encoder *radeon_encoder;
  344. if (encoder == NULL)
  345. return;
  346. radeon_encoder = to_radeon_encoder(encoder);
  347. if (!list_empty(&connector->probed_modes)) {
  348. struct drm_display_mode *preferred_mode =
  349. list_first_entry(&connector->probed_modes,
  350. struct drm_display_mode, head);
  351. radeon_encoder->native_mode = *preferred_mode;
  352. } else {
  353. radeon_encoder->native_mode.clock = 0;
  354. }
  355. }
  356. /*
  357. * radeon_connector_analog_encoder_conflict_solve
  358. * - search for other connectors sharing this encoder
  359. * if priority is true, then set them disconnected if this is connected
  360. * if priority is false, set us disconnected if they are connected
  361. */
  362. static enum drm_connector_status
  363. radeon_connector_analog_encoder_conflict_solve(struct drm_connector *connector,
  364. struct drm_encoder *encoder,
  365. enum drm_connector_status current_status,
  366. bool priority)
  367. {
  368. struct drm_device *dev = connector->dev;
  369. struct drm_connector *conflict;
  370. struct radeon_connector *radeon_conflict;
  371. list_for_each_entry(conflict, &dev->mode_config.connector_list, head) {
  372. struct drm_encoder *enc;
  373. int i;
  374. if (conflict == connector)
  375. continue;
  376. radeon_conflict = to_radeon_connector(conflict);
  377. drm_connector_for_each_possible_encoder(conflict, enc, i) {
  378. /* if the IDs match */
  379. if (enc == encoder) {
  380. if (conflict->status != connector_status_connected)
  381. continue;
  382. if (radeon_conflict->use_digital)
  383. continue;
  384. if (priority == true) {
  385. DRM_DEBUG_KMS("1: conflicting encoders switching off %s\n",
  386. conflict->name);
  387. DRM_DEBUG_KMS("in favor of %s\n",
  388. connector->name);
  389. conflict->status = connector_status_disconnected;
  390. radeon_connector_update_scratch_regs(conflict, connector_status_disconnected);
  391. } else {
  392. DRM_DEBUG_KMS("2: conflicting encoders switching off %s\n",
  393. connector->name);
  394. DRM_DEBUG_KMS("in favor of %s\n",
  395. conflict->name);
  396. current_status = connector_status_disconnected;
  397. }
  398. break;
  399. }
  400. }
  401. }
  402. return current_status;
  403. }
  404. static struct drm_display_mode *radeon_fp_native_mode(struct drm_encoder *encoder)
  405. {
  406. struct drm_device *dev = encoder->dev;
  407. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  408. struct drm_display_mode *mode = NULL;
  409. struct drm_display_mode *native_mode = &radeon_encoder->native_mode;
  410. if (native_mode->hdisplay != 0 &&
  411. native_mode->vdisplay != 0 &&
  412. native_mode->clock != 0) {
  413. mode = drm_mode_duplicate(dev, native_mode);
  414. mode->type = DRM_MODE_TYPE_PREFERRED | DRM_MODE_TYPE_DRIVER;
  415. drm_mode_set_name(mode);
  416. DRM_DEBUG_KMS("Adding native panel mode %s\n", mode->name);
  417. } else if (native_mode->hdisplay != 0 &&
  418. native_mode->vdisplay != 0) {
  419. /* mac laptops without an edid */
  420. /* Note that this is not necessarily the exact panel mode,
  421. * but an approximation based on the cvt formula. For these
  422. * systems we should ideally read the mode info out of the
  423. * registers or add a mode table, but this works and is much
  424. * simpler.
  425. */
  426. mode = drm_cvt_mode(dev, native_mode->hdisplay, native_mode->vdisplay, 60, true, false, false);
  427. mode->type = DRM_MODE_TYPE_PREFERRED | DRM_MODE_TYPE_DRIVER;
  428. DRM_DEBUG_KMS("Adding cvt approximation of native panel mode %s\n", mode->name);
  429. }
  430. return mode;
  431. }
  432. static void radeon_add_common_modes(struct drm_encoder *encoder, struct drm_connector *connector)
  433. {
  434. struct drm_device *dev = encoder->dev;
  435. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  436. struct drm_display_mode *mode = NULL;
  437. struct drm_display_mode *native_mode = &radeon_encoder->native_mode;
  438. int i;
  439. struct mode_size {
  440. int w;
  441. int h;
  442. } common_modes[17] = {
  443. { 640, 480},
  444. { 720, 480},
  445. { 800, 600},
  446. { 848, 480},
  447. {1024, 768},
  448. {1152, 768},
  449. {1280, 720},
  450. {1280, 800},
  451. {1280, 854},
  452. {1280, 960},
  453. {1280, 1024},
  454. {1440, 900},
  455. {1400, 1050},
  456. {1680, 1050},
  457. {1600, 1200},
  458. {1920, 1080},
  459. {1920, 1200}
  460. };
  461. for (i = 0; i < 17; i++) {
  462. if (radeon_encoder->devices & (ATOM_DEVICE_TV_SUPPORT)) {
  463. if (common_modes[i].w > 1024 ||
  464. common_modes[i].h > 768)
  465. continue;
  466. }
  467. if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
  468. if (common_modes[i].w > native_mode->hdisplay ||
  469. common_modes[i].h > native_mode->vdisplay ||
  470. (common_modes[i].w == native_mode->hdisplay &&
  471. common_modes[i].h == native_mode->vdisplay))
  472. continue;
  473. }
  474. if (common_modes[i].w < 320 || common_modes[i].h < 200)
  475. continue;
  476. mode = drm_cvt_mode(dev, common_modes[i].w, common_modes[i].h, 60, false, false, false);
  477. drm_mode_probed_add(connector, mode);
  478. }
  479. }
  480. static int radeon_connector_set_property(struct drm_connector *connector, struct drm_property *property,
  481. uint64_t val)
  482. {
  483. struct drm_device *dev = connector->dev;
  484. struct radeon_device *rdev = dev->dev_private;
  485. struct drm_encoder *encoder;
  486. struct radeon_encoder *radeon_encoder;
  487. if (property == rdev->mode_info.coherent_mode_property) {
  488. struct radeon_encoder_atom_dig *dig;
  489. bool new_coherent_mode;
  490. /* need to find digital encoder on connector */
  491. encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_TMDS);
  492. if (!encoder)
  493. return 0;
  494. radeon_encoder = to_radeon_encoder(encoder);
  495. if (!radeon_encoder->enc_priv)
  496. return 0;
  497. dig = radeon_encoder->enc_priv;
  498. new_coherent_mode = val ? true : false;
  499. if (dig->coherent_mode != new_coherent_mode) {
  500. dig->coherent_mode = new_coherent_mode;
  501. radeon_property_change_mode(&radeon_encoder->base);
  502. }
  503. }
  504. if (property == rdev->mode_info.audio_property) {
  505. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  506. /* need to find digital encoder on connector */
  507. encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_TMDS);
  508. if (!encoder)
  509. return 0;
  510. radeon_encoder = to_radeon_encoder(encoder);
  511. if (radeon_connector->audio != val) {
  512. radeon_connector->audio = val;
  513. radeon_property_change_mode(&radeon_encoder->base);
  514. }
  515. }
  516. if (property == rdev->mode_info.dither_property) {
  517. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  518. /* need to find digital encoder on connector */
  519. encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_TMDS);
  520. if (!encoder)
  521. return 0;
  522. radeon_encoder = to_radeon_encoder(encoder);
  523. if (radeon_connector->dither != val) {
  524. radeon_connector->dither = val;
  525. radeon_property_change_mode(&radeon_encoder->base);
  526. }
  527. }
  528. if (property == rdev->mode_info.underscan_property) {
  529. /* need to find digital encoder on connector */
  530. encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_TMDS);
  531. if (!encoder)
  532. return 0;
  533. radeon_encoder = to_radeon_encoder(encoder);
  534. if (radeon_encoder->underscan_type != val) {
  535. radeon_encoder->underscan_type = val;
  536. radeon_property_change_mode(&radeon_encoder->base);
  537. }
  538. }
  539. if (property == rdev->mode_info.underscan_hborder_property) {
  540. /* need to find digital encoder on connector */
  541. encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_TMDS);
  542. if (!encoder)
  543. return 0;
  544. radeon_encoder = to_radeon_encoder(encoder);
  545. if (radeon_encoder->underscan_hborder != val) {
  546. radeon_encoder->underscan_hborder = val;
  547. radeon_property_change_mode(&radeon_encoder->base);
  548. }
  549. }
  550. if (property == rdev->mode_info.underscan_vborder_property) {
  551. /* need to find digital encoder on connector */
  552. encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_TMDS);
  553. if (!encoder)
  554. return 0;
  555. radeon_encoder = to_radeon_encoder(encoder);
  556. if (radeon_encoder->underscan_vborder != val) {
  557. radeon_encoder->underscan_vborder = val;
  558. radeon_property_change_mode(&radeon_encoder->base);
  559. }
  560. }
  561. if (property == rdev->mode_info.tv_std_property) {
  562. encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_TVDAC);
  563. if (!encoder) {
  564. encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_DAC);
  565. }
  566. if (!encoder)
  567. return 0;
  568. radeon_encoder = to_radeon_encoder(encoder);
  569. if (!radeon_encoder->enc_priv)
  570. return 0;
  571. if (ASIC_IS_AVIVO(rdev) || radeon_r4xx_atom) {
  572. struct radeon_encoder_atom_dac *dac_int;
  573. dac_int = radeon_encoder->enc_priv;
  574. dac_int->tv_std = val;
  575. } else {
  576. struct radeon_encoder_tv_dac *dac_int;
  577. dac_int = radeon_encoder->enc_priv;
  578. dac_int->tv_std = val;
  579. }
  580. radeon_property_change_mode(&radeon_encoder->base);
  581. }
  582. if (property == rdev->mode_info.load_detect_property) {
  583. struct radeon_connector *radeon_connector =
  584. to_radeon_connector(connector);
  585. if (val == 0)
  586. radeon_connector->dac_load_detect = false;
  587. else
  588. radeon_connector->dac_load_detect = true;
  589. }
  590. if (property == rdev->mode_info.tmds_pll_property) {
  591. struct radeon_encoder_int_tmds *tmds = NULL;
  592. bool ret = false;
  593. /* need to find digital encoder on connector */
  594. encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_TMDS);
  595. if (!encoder)
  596. return 0;
  597. radeon_encoder = to_radeon_encoder(encoder);
  598. tmds = radeon_encoder->enc_priv;
  599. if (!tmds)
  600. return 0;
  601. if (val == 0) {
  602. if (rdev->is_atom_bios)
  603. ret = radeon_atombios_get_tmds_info(radeon_encoder, tmds);
  604. else
  605. ret = radeon_legacy_get_tmds_info_from_combios(radeon_encoder, tmds);
  606. }
  607. if (val == 1 || ret == false) {
  608. radeon_legacy_get_tmds_info_from_table(radeon_encoder, tmds);
  609. }
  610. radeon_property_change_mode(&radeon_encoder->base);
  611. }
  612. if (property == dev->mode_config.scaling_mode_property) {
  613. enum radeon_rmx_type rmx_type;
  614. if (connector->encoder)
  615. radeon_encoder = to_radeon_encoder(connector->encoder);
  616. else {
  617. const struct drm_connector_helper_funcs *connector_funcs = connector->helper_private;
  618. radeon_encoder = to_radeon_encoder(connector_funcs->best_encoder(connector));
  619. }
  620. switch (val) {
  621. default:
  622. case DRM_MODE_SCALE_NONE: rmx_type = RMX_OFF; break;
  623. case DRM_MODE_SCALE_CENTER: rmx_type = RMX_CENTER; break;
  624. case DRM_MODE_SCALE_ASPECT: rmx_type = RMX_ASPECT; break;
  625. case DRM_MODE_SCALE_FULLSCREEN: rmx_type = RMX_FULL; break;
  626. }
  627. if (radeon_encoder->rmx_type == rmx_type)
  628. return 0;
  629. if ((rmx_type != DRM_MODE_SCALE_NONE) &&
  630. (radeon_encoder->native_mode.clock == 0))
  631. return 0;
  632. radeon_encoder->rmx_type = rmx_type;
  633. radeon_property_change_mode(&radeon_encoder->base);
  634. }
  635. if (property == rdev->mode_info.output_csc_property) {
  636. if (connector->encoder)
  637. radeon_encoder = to_radeon_encoder(connector->encoder);
  638. else {
  639. const struct drm_connector_helper_funcs *connector_funcs = connector->helper_private;
  640. radeon_encoder = to_radeon_encoder(connector_funcs->best_encoder(connector));
  641. }
  642. if (radeon_encoder->output_csc == val)
  643. return 0;
  644. radeon_encoder->output_csc = val;
  645. if (connector->encoder->crtc) {
  646. struct drm_crtc *crtc = connector->encoder->crtc;
  647. struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
  648. radeon_crtc->output_csc = radeon_encoder->output_csc;
  649. /*
  650. * Our .gamma_set assumes the .gamma_store has been
  651. * prefilled and don't care about its arguments.
  652. */
  653. crtc->funcs->gamma_set(crtc, NULL, NULL, NULL, 0, NULL);
  654. }
  655. }
  656. return 0;
  657. }
  658. static void radeon_fixup_lvds_native_mode(struct drm_encoder *encoder,
  659. struct drm_connector *connector)
  660. {
  661. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  662. struct drm_display_mode *native_mode = &radeon_encoder->native_mode;
  663. struct drm_display_mode *t, *mode;
  664. /* If the EDID preferred mode doesn't match the native mode, use it */
  665. list_for_each_entry_safe(mode, t, &connector->probed_modes, head) {
  666. if (mode->type & DRM_MODE_TYPE_PREFERRED) {
  667. if (mode->hdisplay != native_mode->hdisplay ||
  668. mode->vdisplay != native_mode->vdisplay)
  669. memcpy(native_mode, mode, sizeof(*mode));
  670. }
  671. }
  672. /* Try to get native mode details from EDID if necessary */
  673. if (!native_mode->clock) {
  674. list_for_each_entry_safe(mode, t, &connector->probed_modes, head) {
  675. if (mode->hdisplay == native_mode->hdisplay &&
  676. mode->vdisplay == native_mode->vdisplay) {
  677. *native_mode = *mode;
  678. drm_mode_set_crtcinfo(native_mode, CRTC_INTERLACE_HALVE_V);
  679. DRM_DEBUG_KMS("Determined LVDS native mode details from EDID\n");
  680. break;
  681. }
  682. }
  683. }
  684. if (!native_mode->clock) {
  685. DRM_DEBUG_KMS("No LVDS native mode details, disabling RMX\n");
  686. radeon_encoder->rmx_type = RMX_OFF;
  687. }
  688. }
  689. static int radeon_lvds_get_modes(struct drm_connector *connector)
  690. {
  691. struct drm_encoder *encoder;
  692. int ret = 0;
  693. struct drm_display_mode *mode;
  694. radeon_connector_get_edid(connector);
  695. ret = radeon_ddc_get_modes(connector);
  696. if (ret > 0) {
  697. encoder = radeon_best_single_encoder(connector);
  698. if (encoder) {
  699. radeon_fixup_lvds_native_mode(encoder, connector);
  700. /* add scaled modes */
  701. radeon_add_common_modes(encoder, connector);
  702. }
  703. return ret;
  704. }
  705. encoder = radeon_best_single_encoder(connector);
  706. if (!encoder)
  707. return 0;
  708. /* we have no EDID modes */
  709. mode = radeon_fp_native_mode(encoder);
  710. if (mode) {
  711. ret = 1;
  712. drm_mode_probed_add(connector, mode);
  713. /* add the width/height from vbios tables if available */
  714. connector->display_info.width_mm = mode->width_mm;
  715. connector->display_info.height_mm = mode->height_mm;
  716. /* add scaled modes */
  717. radeon_add_common_modes(encoder, connector);
  718. }
  719. return ret;
  720. }
  721. static enum drm_mode_status radeon_lvds_mode_valid(struct drm_connector *connector,
  722. struct drm_display_mode *mode)
  723. {
  724. struct drm_encoder *encoder = radeon_best_single_encoder(connector);
  725. if ((mode->hdisplay < 320) || (mode->vdisplay < 240))
  726. return MODE_PANEL;
  727. if (encoder) {
  728. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  729. struct drm_display_mode *native_mode = &radeon_encoder->native_mode;
  730. /* AVIVO hardware supports downscaling modes larger than the panel
  731. * to the panel size, but I'm not sure this is desirable.
  732. */
  733. if ((mode->hdisplay > native_mode->hdisplay) ||
  734. (mode->vdisplay > native_mode->vdisplay))
  735. return MODE_PANEL;
  736. /* if scaling is disabled, block non-native modes */
  737. if (radeon_encoder->rmx_type == RMX_OFF) {
  738. if ((mode->hdisplay != native_mode->hdisplay) ||
  739. (mode->vdisplay != native_mode->vdisplay))
  740. return MODE_PANEL;
  741. }
  742. }
  743. return MODE_OK;
  744. }
  745. static enum drm_connector_status
  746. radeon_lvds_detect(struct drm_connector *connector, bool force)
  747. {
  748. struct drm_device *dev = connector->dev;
  749. struct radeon_device *rdev = dev->dev_private;
  750. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  751. struct drm_encoder *encoder = radeon_best_single_encoder(connector);
  752. enum drm_connector_status ret = connector_status_disconnected;
  753. int r;
  754. if (!drm_kms_helper_is_poll_worker()) {
  755. r = pm_runtime_get_sync(connector->dev->dev);
  756. if (r < 0)
  757. return connector_status_disconnected;
  758. }
  759. if (encoder) {
  760. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  761. struct drm_display_mode *native_mode = &radeon_encoder->native_mode;
  762. /* check if panel is valid */
  763. if (native_mode->hdisplay >= 320 && native_mode->vdisplay >= 240)
  764. ret = connector_status_connected;
  765. /* don't fetch the edid from the vbios if ddc fails and runpm is
  766. * enabled so we report disconnected.
  767. */
  768. if ((rdev->flags & RADEON_IS_PX) && (radeon_runtime_pm != 0))
  769. ret = connector_status_disconnected;
  770. }
  771. /* check for edid as well */
  772. radeon_connector_get_edid(connector);
  773. if (radeon_connector->edid)
  774. ret = connector_status_connected;
  775. /* check acpi lid status ??? */
  776. radeon_connector_update_scratch_regs(connector, ret);
  777. if (!drm_kms_helper_is_poll_worker()) {
  778. pm_runtime_mark_last_busy(connector->dev->dev);
  779. pm_runtime_put_autosuspend(connector->dev->dev);
  780. }
  781. return ret;
  782. }
  783. static void radeon_connector_unregister(struct drm_connector *connector)
  784. {
  785. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  786. if (radeon_connector->ddc_bus && radeon_connector->ddc_bus->has_aux) {
  787. drm_dp_aux_unregister(&radeon_connector->ddc_bus->aux);
  788. radeon_connector->ddc_bus->has_aux = false;
  789. }
  790. }
  791. static void radeon_connector_destroy(struct drm_connector *connector)
  792. {
  793. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  794. radeon_connector_free_edid(connector);
  795. kfree(radeon_connector->con_priv);
  796. drm_connector_unregister(connector);
  797. drm_connector_cleanup(connector);
  798. kfree(connector);
  799. }
  800. static int radeon_lvds_set_property(struct drm_connector *connector,
  801. struct drm_property *property,
  802. uint64_t value)
  803. {
  804. struct drm_device *dev = connector->dev;
  805. struct radeon_encoder *radeon_encoder;
  806. enum radeon_rmx_type rmx_type;
  807. DRM_DEBUG_KMS("\n");
  808. if (property != dev->mode_config.scaling_mode_property)
  809. return 0;
  810. if (connector->encoder)
  811. radeon_encoder = to_radeon_encoder(connector->encoder);
  812. else {
  813. const struct drm_connector_helper_funcs *connector_funcs = connector->helper_private;
  814. radeon_encoder = to_radeon_encoder(connector_funcs->best_encoder(connector));
  815. }
  816. switch (value) {
  817. case DRM_MODE_SCALE_NONE: rmx_type = RMX_OFF; break;
  818. case DRM_MODE_SCALE_CENTER: rmx_type = RMX_CENTER; break;
  819. case DRM_MODE_SCALE_ASPECT: rmx_type = RMX_ASPECT; break;
  820. default:
  821. case DRM_MODE_SCALE_FULLSCREEN: rmx_type = RMX_FULL; break;
  822. }
  823. if (radeon_encoder->rmx_type == rmx_type)
  824. return 0;
  825. radeon_encoder->rmx_type = rmx_type;
  826. radeon_property_change_mode(&radeon_encoder->base);
  827. return 0;
  828. }
  829. static const struct drm_connector_helper_funcs radeon_lvds_connector_helper_funcs = {
  830. .get_modes = radeon_lvds_get_modes,
  831. .mode_valid = radeon_lvds_mode_valid,
  832. .best_encoder = radeon_best_single_encoder,
  833. };
  834. static const struct drm_connector_funcs radeon_lvds_connector_funcs = {
  835. .dpms = drm_helper_connector_dpms,
  836. .detect = radeon_lvds_detect,
  837. .fill_modes = drm_helper_probe_single_connector_modes,
  838. .early_unregister = radeon_connector_unregister,
  839. .destroy = radeon_connector_destroy,
  840. .set_property = radeon_lvds_set_property,
  841. };
  842. static int radeon_vga_get_modes(struct drm_connector *connector)
  843. {
  844. int ret;
  845. radeon_connector_get_edid(connector);
  846. ret = radeon_ddc_get_modes(connector);
  847. radeon_get_native_mode(connector);
  848. return ret;
  849. }
  850. static enum drm_mode_status radeon_vga_mode_valid(struct drm_connector *connector,
  851. struct drm_display_mode *mode)
  852. {
  853. struct drm_device *dev = connector->dev;
  854. struct radeon_device *rdev = dev->dev_private;
  855. /* XXX check mode bandwidth */
  856. if ((mode->clock / 10) > rdev->clock.max_pixel_clock)
  857. return MODE_CLOCK_HIGH;
  858. return MODE_OK;
  859. }
  860. static enum drm_connector_status
  861. radeon_vga_detect(struct drm_connector *connector, bool force)
  862. {
  863. struct drm_device *dev = connector->dev;
  864. struct radeon_device *rdev = dev->dev_private;
  865. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  866. struct drm_encoder *encoder;
  867. const struct drm_encoder_helper_funcs *encoder_funcs;
  868. bool dret = false;
  869. enum drm_connector_status ret = connector_status_disconnected;
  870. int r;
  871. if (!drm_kms_helper_is_poll_worker()) {
  872. r = pm_runtime_get_sync(connector->dev->dev);
  873. if (r < 0)
  874. return connector_status_disconnected;
  875. }
  876. encoder = radeon_best_single_encoder(connector);
  877. if (!encoder)
  878. ret = connector_status_disconnected;
  879. if (radeon_connector->ddc_bus)
  880. dret = radeon_ddc_probe(radeon_connector, false);
  881. if (dret) {
  882. radeon_connector->detected_by_load = false;
  883. radeon_connector_free_edid(connector);
  884. radeon_connector_get_edid(connector);
  885. if (!radeon_connector->edid) {
  886. DRM_ERROR("%s: probed a monitor but no|invalid EDID\n",
  887. connector->name);
  888. ret = connector_status_connected;
  889. } else {
  890. radeon_connector->use_digital =
  891. !!(radeon_connector->edid->input & DRM_EDID_INPUT_DIGITAL);
  892. /* some oems have boards with separate digital and analog connectors
  893. * with a shared ddc line (often vga + hdmi)
  894. */
  895. if (radeon_connector->use_digital && radeon_connector->shared_ddc) {
  896. radeon_connector_free_edid(connector);
  897. ret = connector_status_disconnected;
  898. } else {
  899. ret = connector_status_connected;
  900. }
  901. }
  902. } else {
  903. /* if we aren't forcing don't do destructive polling */
  904. if (!force) {
  905. /* only return the previous status if we last
  906. * detected a monitor via load.
  907. */
  908. if (radeon_connector->detected_by_load)
  909. ret = connector->status;
  910. goto out;
  911. }
  912. if (radeon_connector->dac_load_detect && encoder) {
  913. encoder_funcs = encoder->helper_private;
  914. ret = encoder_funcs->detect(encoder, connector);
  915. if (ret != connector_status_disconnected)
  916. radeon_connector->detected_by_load = true;
  917. }
  918. }
  919. if (ret == connector_status_connected)
  920. ret = radeon_connector_analog_encoder_conflict_solve(connector, encoder, ret, true);
  921. /* RN50 and some RV100 asics in servers often have a hardcoded EDID in the
  922. * vbios to deal with KVMs. If we have one and are not able to detect a monitor
  923. * by other means, assume the CRT is connected and use that EDID.
  924. */
  925. if ((!rdev->is_atom_bios) &&
  926. (ret == connector_status_disconnected) &&
  927. rdev->mode_info.bios_hardcoded_edid_size) {
  928. ret = connector_status_connected;
  929. }
  930. radeon_connector_update_scratch_regs(connector, ret);
  931. out:
  932. if (!drm_kms_helper_is_poll_worker()) {
  933. pm_runtime_mark_last_busy(connector->dev->dev);
  934. pm_runtime_put_autosuspend(connector->dev->dev);
  935. }
  936. return ret;
  937. }
  938. static const struct drm_connector_helper_funcs radeon_vga_connector_helper_funcs = {
  939. .get_modes = radeon_vga_get_modes,
  940. .mode_valid = radeon_vga_mode_valid,
  941. .best_encoder = radeon_best_single_encoder,
  942. };
  943. static const struct drm_connector_funcs radeon_vga_connector_funcs = {
  944. .dpms = drm_helper_connector_dpms,
  945. .detect = radeon_vga_detect,
  946. .fill_modes = drm_helper_probe_single_connector_modes,
  947. .early_unregister = radeon_connector_unregister,
  948. .destroy = radeon_connector_destroy,
  949. .set_property = radeon_connector_set_property,
  950. };
  951. static int radeon_tv_get_modes(struct drm_connector *connector)
  952. {
  953. struct drm_device *dev = connector->dev;
  954. struct radeon_device *rdev = dev->dev_private;
  955. struct drm_display_mode *tv_mode;
  956. struct drm_encoder *encoder;
  957. encoder = radeon_best_single_encoder(connector);
  958. if (!encoder)
  959. return 0;
  960. /* avivo chips can scale any mode */
  961. if (rdev->family >= CHIP_RS600)
  962. /* add scaled modes */
  963. radeon_add_common_modes(encoder, connector);
  964. else {
  965. /* only 800x600 is supported right now on pre-avivo chips */
  966. tv_mode = drm_cvt_mode(dev, 800, 600, 60, false, false, false);
  967. tv_mode->type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED;
  968. drm_mode_probed_add(connector, tv_mode);
  969. }
  970. return 1;
  971. }
  972. static enum drm_mode_status radeon_tv_mode_valid(struct drm_connector *connector,
  973. struct drm_display_mode *mode)
  974. {
  975. if ((mode->hdisplay > 1024) || (mode->vdisplay > 768))
  976. return MODE_CLOCK_RANGE;
  977. return MODE_OK;
  978. }
  979. static enum drm_connector_status
  980. radeon_tv_detect(struct drm_connector *connector, bool force)
  981. {
  982. struct drm_encoder *encoder;
  983. const struct drm_encoder_helper_funcs *encoder_funcs;
  984. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  985. enum drm_connector_status ret = connector_status_disconnected;
  986. int r;
  987. if (!radeon_connector->dac_load_detect)
  988. return ret;
  989. if (!drm_kms_helper_is_poll_worker()) {
  990. r = pm_runtime_get_sync(connector->dev->dev);
  991. if (r < 0)
  992. return connector_status_disconnected;
  993. }
  994. encoder = radeon_best_single_encoder(connector);
  995. if (!encoder)
  996. ret = connector_status_disconnected;
  997. else {
  998. encoder_funcs = encoder->helper_private;
  999. ret = encoder_funcs->detect(encoder, connector);
  1000. }
  1001. if (ret == connector_status_connected)
  1002. ret = radeon_connector_analog_encoder_conflict_solve(connector, encoder, ret, false);
  1003. radeon_connector_update_scratch_regs(connector, ret);
  1004. if (!drm_kms_helper_is_poll_worker()) {
  1005. pm_runtime_mark_last_busy(connector->dev->dev);
  1006. pm_runtime_put_autosuspend(connector->dev->dev);
  1007. }
  1008. return ret;
  1009. }
  1010. static const struct drm_connector_helper_funcs radeon_tv_connector_helper_funcs = {
  1011. .get_modes = radeon_tv_get_modes,
  1012. .mode_valid = radeon_tv_mode_valid,
  1013. .best_encoder = radeon_best_single_encoder,
  1014. };
  1015. static const struct drm_connector_funcs radeon_tv_connector_funcs = {
  1016. .dpms = drm_helper_connector_dpms,
  1017. .detect = radeon_tv_detect,
  1018. .fill_modes = drm_helper_probe_single_connector_modes,
  1019. .early_unregister = radeon_connector_unregister,
  1020. .destroy = radeon_connector_destroy,
  1021. .set_property = radeon_connector_set_property,
  1022. };
  1023. static bool radeon_check_hpd_status_unchanged(struct drm_connector *connector)
  1024. {
  1025. struct drm_device *dev = connector->dev;
  1026. struct radeon_device *rdev = dev->dev_private;
  1027. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  1028. enum drm_connector_status status;
  1029. /* We only trust HPD on R600 and newer ASICS. */
  1030. if (rdev->family >= CHIP_R600
  1031. && radeon_connector->hpd.hpd != RADEON_HPD_NONE) {
  1032. if (radeon_hpd_sense(rdev, radeon_connector->hpd.hpd))
  1033. status = connector_status_connected;
  1034. else
  1035. status = connector_status_disconnected;
  1036. if (connector->status == status)
  1037. return true;
  1038. }
  1039. return false;
  1040. }
  1041. /*
  1042. * DVI is complicated
  1043. * Do a DDC probe, if DDC probe passes, get the full EDID so
  1044. * we can do analog/digital monitor detection at this point.
  1045. * If the monitor is an analog monitor or we got no DDC,
  1046. * we need to find the DAC encoder object for this connector.
  1047. * If we got no DDC, we do load detection on the DAC encoder object.
  1048. * If we got analog DDC or load detection passes on the DAC encoder
  1049. * we have to check if this analog encoder is shared with anyone else (TV)
  1050. * if its shared we have to set the other connector to disconnected.
  1051. */
  1052. static enum drm_connector_status
  1053. radeon_dvi_detect(struct drm_connector *connector, bool force)
  1054. {
  1055. struct drm_device *dev = connector->dev;
  1056. struct radeon_device *rdev = dev->dev_private;
  1057. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  1058. struct drm_encoder *encoder = NULL;
  1059. const struct drm_encoder_helper_funcs *encoder_funcs;
  1060. int r;
  1061. enum drm_connector_status ret = connector_status_disconnected;
  1062. bool dret = false, broken_edid = false;
  1063. if (!drm_kms_helper_is_poll_worker()) {
  1064. r = pm_runtime_get_sync(connector->dev->dev);
  1065. if (r < 0)
  1066. return connector_status_disconnected;
  1067. }
  1068. if (radeon_connector->detected_hpd_without_ddc) {
  1069. force = true;
  1070. radeon_connector->detected_hpd_without_ddc = false;
  1071. }
  1072. if (!force && radeon_check_hpd_status_unchanged(connector)) {
  1073. ret = connector->status;
  1074. goto exit;
  1075. }
  1076. if (radeon_connector->ddc_bus) {
  1077. dret = radeon_ddc_probe(radeon_connector, false);
  1078. /* Sometimes the pins required for the DDC probe on DVI
  1079. * connectors don't make contact at the same time that the ones
  1080. * for HPD do. If the DDC probe fails even though we had an HPD
  1081. * signal, try again later */
  1082. if (!dret && !force &&
  1083. connector->status != connector_status_connected) {
  1084. DRM_DEBUG_KMS("hpd detected without ddc, retrying in 1 second\n");
  1085. radeon_connector->detected_hpd_without_ddc = true;
  1086. schedule_delayed_work(&rdev->hotplug_work,
  1087. msecs_to_jiffies(1000));
  1088. goto exit;
  1089. }
  1090. }
  1091. if (dret) {
  1092. radeon_connector->detected_by_load = false;
  1093. radeon_connector_free_edid(connector);
  1094. radeon_connector_get_edid(connector);
  1095. if (!radeon_connector->edid) {
  1096. DRM_ERROR("%s: probed a monitor but no|invalid EDID\n",
  1097. connector->name);
  1098. /* rs690 seems to have a problem with connectors not existing and always
  1099. * return a block of 0's. If we see this just stop polling on this output */
  1100. if ((rdev->family == CHIP_RS690 || rdev->family == CHIP_RS740) &&
  1101. radeon_connector->base.null_edid_counter) {
  1102. ret = connector_status_disconnected;
  1103. DRM_ERROR("%s: detected RS690 floating bus bug, stopping ddc detect\n",
  1104. connector->name);
  1105. radeon_connector->ddc_bus = NULL;
  1106. } else {
  1107. ret = connector_status_connected;
  1108. broken_edid = true; /* defer use_digital to later */
  1109. }
  1110. } else {
  1111. radeon_connector->use_digital =
  1112. !!(radeon_connector->edid->input & DRM_EDID_INPUT_DIGITAL);
  1113. /* some oems have boards with separate digital and analog connectors
  1114. * with a shared ddc line (often vga + hdmi)
  1115. */
  1116. if ((!radeon_connector->use_digital) && radeon_connector->shared_ddc) {
  1117. radeon_connector_free_edid(connector);
  1118. ret = connector_status_disconnected;
  1119. } else {
  1120. ret = connector_status_connected;
  1121. }
  1122. /* This gets complicated. We have boards with VGA + HDMI with a
  1123. * shared DDC line and we have boards with DVI-D + HDMI with a shared
  1124. * DDC line. The latter is more complex because with DVI<->HDMI adapters
  1125. * you don't really know what's connected to which port as both are digital.
  1126. */
  1127. if (radeon_connector->shared_ddc && (ret == connector_status_connected)) {
  1128. struct drm_connector *list_connector;
  1129. struct radeon_connector *list_radeon_connector;
  1130. list_for_each_entry(list_connector, &dev->mode_config.connector_list, head) {
  1131. if (connector == list_connector)
  1132. continue;
  1133. list_radeon_connector = to_radeon_connector(list_connector);
  1134. if (list_radeon_connector->shared_ddc &&
  1135. (list_radeon_connector->ddc_bus->rec.i2c_id ==
  1136. radeon_connector->ddc_bus->rec.i2c_id)) {
  1137. /* cases where both connectors are digital */
  1138. if (list_connector->connector_type != DRM_MODE_CONNECTOR_VGA) {
  1139. /* hpd is our only option in this case */
  1140. if (!radeon_hpd_sense(rdev, radeon_connector->hpd.hpd)) {
  1141. radeon_connector_free_edid(connector);
  1142. ret = connector_status_disconnected;
  1143. }
  1144. }
  1145. }
  1146. }
  1147. }
  1148. }
  1149. }
  1150. if ((ret == connector_status_connected) && (radeon_connector->use_digital == true))
  1151. goto out;
  1152. /* DVI-D and HDMI-A are digital only */
  1153. if ((connector->connector_type == DRM_MODE_CONNECTOR_DVID) ||
  1154. (connector->connector_type == DRM_MODE_CONNECTOR_HDMIA))
  1155. goto out;
  1156. /* if we aren't forcing don't do destructive polling */
  1157. if (!force) {
  1158. /* only return the previous status if we last
  1159. * detected a monitor via load.
  1160. */
  1161. if (radeon_connector->detected_by_load)
  1162. ret = connector->status;
  1163. goto out;
  1164. }
  1165. /* find analog encoder */
  1166. if (radeon_connector->dac_load_detect) {
  1167. int i;
  1168. drm_connector_for_each_possible_encoder(connector, encoder, i) {
  1169. if (encoder->encoder_type != DRM_MODE_ENCODER_DAC &&
  1170. encoder->encoder_type != DRM_MODE_ENCODER_TVDAC)
  1171. continue;
  1172. encoder_funcs = encoder->helper_private;
  1173. if (encoder_funcs->detect) {
  1174. if (!broken_edid) {
  1175. if (ret != connector_status_connected) {
  1176. /* deal with analog monitors without DDC */
  1177. ret = encoder_funcs->detect(encoder, connector);
  1178. if (ret == connector_status_connected) {
  1179. radeon_connector->use_digital = false;
  1180. }
  1181. if (ret != connector_status_disconnected)
  1182. radeon_connector->detected_by_load = true;
  1183. }
  1184. } else {
  1185. enum drm_connector_status lret;
  1186. /* assume digital unless load detected otherwise */
  1187. radeon_connector->use_digital = true;
  1188. lret = encoder_funcs->detect(encoder, connector);
  1189. DRM_DEBUG_KMS("load_detect %x returned: %x\n",encoder->encoder_type,lret);
  1190. if (lret == connector_status_connected)
  1191. radeon_connector->use_digital = false;
  1192. }
  1193. break;
  1194. }
  1195. }
  1196. }
  1197. if ((ret == connector_status_connected) && (radeon_connector->use_digital == false) &&
  1198. encoder) {
  1199. ret = radeon_connector_analog_encoder_conflict_solve(connector, encoder, ret, true);
  1200. }
  1201. /* RN50 and some RV100 asics in servers often have a hardcoded EDID in the
  1202. * vbios to deal with KVMs. If we have one and are not able to detect a monitor
  1203. * by other means, assume the DFP is connected and use that EDID. In most
  1204. * cases the DVI port is actually a virtual KVM port connected to the service
  1205. * processor.
  1206. */
  1207. out:
  1208. if ((!rdev->is_atom_bios) &&
  1209. (ret == connector_status_disconnected) &&
  1210. rdev->mode_info.bios_hardcoded_edid_size) {
  1211. radeon_connector->use_digital = true;
  1212. ret = connector_status_connected;
  1213. }
  1214. /* updated in get modes as well since we need to know if it's analog or digital */
  1215. radeon_connector_update_scratch_regs(connector, ret);
  1216. if ((radeon_audio != 0) && radeon_connector->use_digital) {
  1217. const struct drm_connector_helper_funcs *connector_funcs =
  1218. connector->helper_private;
  1219. encoder = connector_funcs->best_encoder(connector);
  1220. if (encoder && (encoder->encoder_type == DRM_MODE_ENCODER_TMDS)) {
  1221. radeon_connector_get_edid(connector);
  1222. radeon_audio_detect(connector, encoder, ret);
  1223. }
  1224. }
  1225. exit:
  1226. if (!drm_kms_helper_is_poll_worker()) {
  1227. pm_runtime_mark_last_busy(connector->dev->dev);
  1228. pm_runtime_put_autosuspend(connector->dev->dev);
  1229. }
  1230. return ret;
  1231. }
  1232. /* okay need to be smart in here about which encoder to pick */
  1233. static struct drm_encoder *radeon_dvi_encoder(struct drm_connector *connector)
  1234. {
  1235. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  1236. struct drm_encoder *encoder;
  1237. int i;
  1238. drm_connector_for_each_possible_encoder(connector, encoder, i) {
  1239. if (radeon_connector->use_digital == true) {
  1240. if (encoder->encoder_type == DRM_MODE_ENCODER_TMDS)
  1241. return encoder;
  1242. } else {
  1243. if (encoder->encoder_type == DRM_MODE_ENCODER_DAC ||
  1244. encoder->encoder_type == DRM_MODE_ENCODER_TVDAC)
  1245. return encoder;
  1246. }
  1247. }
  1248. /* see if we have a default encoder TODO */
  1249. /* then check use digitial */
  1250. /* pick the first one */
  1251. drm_connector_for_each_possible_encoder(connector, encoder, i)
  1252. return encoder;
  1253. return NULL;
  1254. }
  1255. static void radeon_dvi_force(struct drm_connector *connector)
  1256. {
  1257. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  1258. if (connector->force == DRM_FORCE_ON)
  1259. radeon_connector->use_digital = false;
  1260. if (connector->force == DRM_FORCE_ON_DIGITAL)
  1261. radeon_connector->use_digital = true;
  1262. }
  1263. static enum drm_mode_status radeon_dvi_mode_valid(struct drm_connector *connector,
  1264. struct drm_display_mode *mode)
  1265. {
  1266. struct drm_device *dev = connector->dev;
  1267. struct radeon_device *rdev = dev->dev_private;
  1268. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  1269. /* XXX check mode bandwidth */
  1270. /* clocks over 135 MHz have heat issues with DVI on RV100 */
  1271. if (radeon_connector->use_digital &&
  1272. (rdev->family == CHIP_RV100) &&
  1273. (mode->clock > 135000))
  1274. return MODE_CLOCK_HIGH;
  1275. if (radeon_connector->use_digital && (mode->clock > 165000)) {
  1276. if ((radeon_connector->connector_object_id == CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_I) ||
  1277. (radeon_connector->connector_object_id == CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_D) ||
  1278. (radeon_connector->connector_object_id == CONNECTOR_OBJECT_ID_HDMI_TYPE_B))
  1279. return MODE_OK;
  1280. else if (ASIC_IS_DCE6(rdev) && drm_detect_hdmi_monitor(radeon_connector_edid(connector))) {
  1281. /* HDMI 1.3+ supports max clock of 340 Mhz */
  1282. if (mode->clock > 340000)
  1283. return MODE_CLOCK_HIGH;
  1284. else
  1285. return MODE_OK;
  1286. } else {
  1287. return MODE_CLOCK_HIGH;
  1288. }
  1289. }
  1290. /* check against the max pixel clock */
  1291. if ((mode->clock / 10) > rdev->clock.max_pixel_clock)
  1292. return MODE_CLOCK_HIGH;
  1293. return MODE_OK;
  1294. }
  1295. static const struct drm_connector_helper_funcs radeon_dvi_connector_helper_funcs = {
  1296. .get_modes = radeon_vga_get_modes,
  1297. .mode_valid = radeon_dvi_mode_valid,
  1298. .best_encoder = radeon_dvi_encoder,
  1299. };
  1300. static const struct drm_connector_funcs radeon_dvi_connector_funcs = {
  1301. .dpms = drm_helper_connector_dpms,
  1302. .detect = radeon_dvi_detect,
  1303. .fill_modes = drm_helper_probe_single_connector_modes,
  1304. .set_property = radeon_connector_set_property,
  1305. .early_unregister = radeon_connector_unregister,
  1306. .destroy = radeon_connector_destroy,
  1307. .force = radeon_dvi_force,
  1308. };
  1309. static int radeon_dp_get_modes(struct drm_connector *connector)
  1310. {
  1311. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  1312. struct radeon_connector_atom_dig *radeon_dig_connector = radeon_connector->con_priv;
  1313. struct drm_encoder *encoder = radeon_best_single_encoder(connector);
  1314. int ret;
  1315. if ((connector->connector_type == DRM_MODE_CONNECTOR_eDP) ||
  1316. (connector->connector_type == DRM_MODE_CONNECTOR_LVDS)) {
  1317. struct drm_display_mode *mode;
  1318. if (connector->connector_type == DRM_MODE_CONNECTOR_eDP) {
  1319. if (!radeon_dig_connector->edp_on)
  1320. atombios_set_edp_panel_power(connector,
  1321. ATOM_TRANSMITTER_ACTION_POWER_ON);
  1322. radeon_connector_get_edid(connector);
  1323. ret = radeon_ddc_get_modes(connector);
  1324. if (!radeon_dig_connector->edp_on)
  1325. atombios_set_edp_panel_power(connector,
  1326. ATOM_TRANSMITTER_ACTION_POWER_OFF);
  1327. } else {
  1328. /* need to setup ddc on the bridge */
  1329. if (radeon_connector_encoder_get_dp_bridge_encoder_id(connector) !=
  1330. ENCODER_OBJECT_ID_NONE) {
  1331. if (encoder)
  1332. radeon_atom_ext_encoder_setup_ddc(encoder);
  1333. }
  1334. radeon_connector_get_edid(connector);
  1335. ret = radeon_ddc_get_modes(connector);
  1336. }
  1337. if (ret > 0) {
  1338. if (encoder) {
  1339. radeon_fixup_lvds_native_mode(encoder, connector);
  1340. /* add scaled modes */
  1341. radeon_add_common_modes(encoder, connector);
  1342. }
  1343. return ret;
  1344. }
  1345. if (!encoder)
  1346. return 0;
  1347. /* we have no EDID modes */
  1348. mode = radeon_fp_native_mode(encoder);
  1349. if (mode) {
  1350. ret = 1;
  1351. drm_mode_probed_add(connector, mode);
  1352. /* add the width/height from vbios tables if available */
  1353. connector->display_info.width_mm = mode->width_mm;
  1354. connector->display_info.height_mm = mode->height_mm;
  1355. /* add scaled modes */
  1356. radeon_add_common_modes(encoder, connector);
  1357. }
  1358. } else {
  1359. /* need to setup ddc on the bridge */
  1360. if (radeon_connector_encoder_get_dp_bridge_encoder_id(connector) !=
  1361. ENCODER_OBJECT_ID_NONE) {
  1362. if (encoder)
  1363. radeon_atom_ext_encoder_setup_ddc(encoder);
  1364. }
  1365. radeon_connector_get_edid(connector);
  1366. ret = radeon_ddc_get_modes(connector);
  1367. radeon_get_native_mode(connector);
  1368. }
  1369. return ret;
  1370. }
  1371. u16 radeon_connector_encoder_get_dp_bridge_encoder_id(struct drm_connector *connector)
  1372. {
  1373. struct drm_encoder *encoder;
  1374. struct radeon_encoder *radeon_encoder;
  1375. int i;
  1376. drm_connector_for_each_possible_encoder(connector, encoder, i) {
  1377. radeon_encoder = to_radeon_encoder(encoder);
  1378. switch (radeon_encoder->encoder_id) {
  1379. case ENCODER_OBJECT_ID_TRAVIS:
  1380. case ENCODER_OBJECT_ID_NUTMEG:
  1381. return radeon_encoder->encoder_id;
  1382. default:
  1383. break;
  1384. }
  1385. }
  1386. return ENCODER_OBJECT_ID_NONE;
  1387. }
  1388. static bool radeon_connector_encoder_is_hbr2(struct drm_connector *connector)
  1389. {
  1390. struct drm_encoder *encoder;
  1391. struct radeon_encoder *radeon_encoder;
  1392. int i;
  1393. bool found = false;
  1394. drm_connector_for_each_possible_encoder(connector, encoder, i) {
  1395. radeon_encoder = to_radeon_encoder(encoder);
  1396. if (radeon_encoder->caps & ATOM_ENCODER_CAP_RECORD_HBR2)
  1397. found = true;
  1398. }
  1399. return found;
  1400. }
  1401. bool radeon_connector_is_dp12_capable(struct drm_connector *connector)
  1402. {
  1403. struct drm_device *dev = connector->dev;
  1404. struct radeon_device *rdev = dev->dev_private;
  1405. if (ASIC_IS_DCE5(rdev) &&
  1406. (rdev->clock.default_dispclk >= 53900) &&
  1407. radeon_connector_encoder_is_hbr2(connector)) {
  1408. return true;
  1409. }
  1410. return false;
  1411. }
  1412. static enum drm_connector_status
  1413. radeon_dp_detect(struct drm_connector *connector, bool force)
  1414. {
  1415. struct drm_device *dev = connector->dev;
  1416. struct radeon_device *rdev = dev->dev_private;
  1417. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  1418. enum drm_connector_status ret = connector_status_disconnected;
  1419. struct radeon_connector_atom_dig *radeon_dig_connector = radeon_connector->con_priv;
  1420. struct drm_encoder *encoder = radeon_best_single_encoder(connector);
  1421. int r;
  1422. if (radeon_dig_connector->is_mst)
  1423. return connector_status_disconnected;
  1424. if (!drm_kms_helper_is_poll_worker()) {
  1425. r = pm_runtime_get_sync(connector->dev->dev);
  1426. if (r < 0)
  1427. return connector_status_disconnected;
  1428. }
  1429. if (!force && radeon_check_hpd_status_unchanged(connector)) {
  1430. ret = connector->status;
  1431. goto out;
  1432. }
  1433. radeon_connector_free_edid(connector);
  1434. if ((connector->connector_type == DRM_MODE_CONNECTOR_eDP) ||
  1435. (connector->connector_type == DRM_MODE_CONNECTOR_LVDS)) {
  1436. if (encoder) {
  1437. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  1438. struct drm_display_mode *native_mode = &radeon_encoder->native_mode;
  1439. /* check if panel is valid */
  1440. if (native_mode->hdisplay >= 320 && native_mode->vdisplay >= 240)
  1441. ret = connector_status_connected;
  1442. /* don't fetch the edid from the vbios if ddc fails and runpm is
  1443. * enabled so we report disconnected.
  1444. */
  1445. if ((rdev->flags & RADEON_IS_PX) && (radeon_runtime_pm != 0))
  1446. ret = connector_status_disconnected;
  1447. }
  1448. /* eDP is always DP */
  1449. radeon_dig_connector->dp_sink_type = CONNECTOR_OBJECT_ID_DISPLAYPORT;
  1450. if (!radeon_dig_connector->edp_on)
  1451. atombios_set_edp_panel_power(connector,
  1452. ATOM_TRANSMITTER_ACTION_POWER_ON);
  1453. if (radeon_dp_getdpcd(radeon_connector))
  1454. ret = connector_status_connected;
  1455. if (!radeon_dig_connector->edp_on)
  1456. atombios_set_edp_panel_power(connector,
  1457. ATOM_TRANSMITTER_ACTION_POWER_OFF);
  1458. } else if (radeon_connector_encoder_get_dp_bridge_encoder_id(connector) !=
  1459. ENCODER_OBJECT_ID_NONE) {
  1460. /* DP bridges are always DP */
  1461. radeon_dig_connector->dp_sink_type = CONNECTOR_OBJECT_ID_DISPLAYPORT;
  1462. /* get the DPCD from the bridge */
  1463. radeon_dp_getdpcd(radeon_connector);
  1464. if (encoder) {
  1465. /* setup ddc on the bridge */
  1466. radeon_atom_ext_encoder_setup_ddc(encoder);
  1467. /* bridge chips are always aux */
  1468. if (radeon_ddc_probe(radeon_connector, true)) /* try DDC */
  1469. ret = connector_status_connected;
  1470. else if (radeon_connector->dac_load_detect) { /* try load detection */
  1471. const struct drm_encoder_helper_funcs *encoder_funcs = encoder->helper_private;
  1472. ret = encoder_funcs->detect(encoder, connector);
  1473. }
  1474. }
  1475. } else {
  1476. radeon_dig_connector->dp_sink_type = radeon_dp_getsinktype(radeon_connector);
  1477. if (radeon_hpd_sense(rdev, radeon_connector->hpd.hpd)) {
  1478. ret = connector_status_connected;
  1479. if (radeon_dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT) {
  1480. radeon_dp_getdpcd(radeon_connector);
  1481. r = radeon_dp_mst_probe(radeon_connector);
  1482. if (r == 1)
  1483. ret = connector_status_disconnected;
  1484. }
  1485. } else {
  1486. if (radeon_dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT) {
  1487. if (radeon_dp_getdpcd(radeon_connector)) {
  1488. r = radeon_dp_mst_probe(radeon_connector);
  1489. if (r == 1)
  1490. ret = connector_status_disconnected;
  1491. else
  1492. ret = connector_status_connected;
  1493. }
  1494. } else {
  1495. /* try non-aux ddc (DP to DVI/HDMI/etc. adapter) */
  1496. if (radeon_ddc_probe(radeon_connector, false))
  1497. ret = connector_status_connected;
  1498. }
  1499. }
  1500. }
  1501. radeon_connector_update_scratch_regs(connector, ret);
  1502. if ((radeon_audio != 0) && encoder) {
  1503. radeon_connector_get_edid(connector);
  1504. radeon_audio_detect(connector, encoder, ret);
  1505. }
  1506. out:
  1507. if (!drm_kms_helper_is_poll_worker()) {
  1508. pm_runtime_mark_last_busy(connector->dev->dev);
  1509. pm_runtime_put_autosuspend(connector->dev->dev);
  1510. }
  1511. return ret;
  1512. }
  1513. static enum drm_mode_status radeon_dp_mode_valid(struct drm_connector *connector,
  1514. struct drm_display_mode *mode)
  1515. {
  1516. struct drm_device *dev = connector->dev;
  1517. struct radeon_device *rdev = dev->dev_private;
  1518. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  1519. struct radeon_connector_atom_dig *radeon_dig_connector = radeon_connector->con_priv;
  1520. /* XXX check mode bandwidth */
  1521. if ((connector->connector_type == DRM_MODE_CONNECTOR_eDP) ||
  1522. (connector->connector_type == DRM_MODE_CONNECTOR_LVDS)) {
  1523. struct drm_encoder *encoder = radeon_best_single_encoder(connector);
  1524. if ((mode->hdisplay < 320) || (mode->vdisplay < 240))
  1525. return MODE_PANEL;
  1526. if (encoder) {
  1527. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  1528. struct drm_display_mode *native_mode = &radeon_encoder->native_mode;
  1529. /* AVIVO hardware supports downscaling modes larger than the panel
  1530. * to the panel size, but I'm not sure this is desirable.
  1531. */
  1532. if ((mode->hdisplay > native_mode->hdisplay) ||
  1533. (mode->vdisplay > native_mode->vdisplay))
  1534. return MODE_PANEL;
  1535. /* if scaling is disabled, block non-native modes */
  1536. if (radeon_encoder->rmx_type == RMX_OFF) {
  1537. if ((mode->hdisplay != native_mode->hdisplay) ||
  1538. (mode->vdisplay != native_mode->vdisplay))
  1539. return MODE_PANEL;
  1540. }
  1541. }
  1542. } else {
  1543. if ((radeon_dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT) ||
  1544. (radeon_dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_eDP)) {
  1545. return radeon_dp_mode_valid_helper(connector, mode);
  1546. } else {
  1547. if (ASIC_IS_DCE6(rdev) && drm_detect_hdmi_monitor(radeon_connector_edid(connector))) {
  1548. /* HDMI 1.3+ supports max clock of 340 Mhz */
  1549. if (mode->clock > 340000)
  1550. return MODE_CLOCK_HIGH;
  1551. } else {
  1552. if (mode->clock > 165000)
  1553. return MODE_CLOCK_HIGH;
  1554. }
  1555. }
  1556. }
  1557. return MODE_OK;
  1558. }
  1559. static const struct drm_connector_helper_funcs radeon_dp_connector_helper_funcs = {
  1560. .get_modes = radeon_dp_get_modes,
  1561. .mode_valid = radeon_dp_mode_valid,
  1562. .best_encoder = radeon_dvi_encoder,
  1563. };
  1564. static const struct drm_connector_funcs radeon_dp_connector_funcs = {
  1565. .dpms = drm_helper_connector_dpms,
  1566. .detect = radeon_dp_detect,
  1567. .fill_modes = drm_helper_probe_single_connector_modes,
  1568. .set_property = radeon_connector_set_property,
  1569. .early_unregister = radeon_connector_unregister,
  1570. .destroy = radeon_connector_destroy,
  1571. .force = radeon_dvi_force,
  1572. };
  1573. static const struct drm_connector_funcs radeon_edp_connector_funcs = {
  1574. .dpms = drm_helper_connector_dpms,
  1575. .detect = radeon_dp_detect,
  1576. .fill_modes = drm_helper_probe_single_connector_modes,
  1577. .set_property = radeon_lvds_set_property,
  1578. .early_unregister = radeon_connector_unregister,
  1579. .destroy = radeon_connector_destroy,
  1580. .force = radeon_dvi_force,
  1581. };
  1582. static const struct drm_connector_funcs radeon_lvds_bridge_connector_funcs = {
  1583. .dpms = drm_helper_connector_dpms,
  1584. .detect = radeon_dp_detect,
  1585. .fill_modes = drm_helper_probe_single_connector_modes,
  1586. .set_property = radeon_lvds_set_property,
  1587. .early_unregister = radeon_connector_unregister,
  1588. .destroy = radeon_connector_destroy,
  1589. .force = radeon_dvi_force,
  1590. };
  1591. void
  1592. radeon_add_atom_connector(struct drm_device *dev,
  1593. uint32_t connector_id,
  1594. uint32_t supported_device,
  1595. int connector_type,
  1596. struct radeon_i2c_bus_rec *i2c_bus,
  1597. uint32_t igp_lane_info,
  1598. uint16_t connector_object_id,
  1599. struct radeon_hpd *hpd,
  1600. struct radeon_router *router)
  1601. {
  1602. struct radeon_device *rdev = dev->dev_private;
  1603. struct drm_connector *connector;
  1604. struct radeon_connector *radeon_connector;
  1605. struct radeon_connector_atom_dig *radeon_dig_connector;
  1606. struct drm_encoder *encoder;
  1607. struct radeon_encoder *radeon_encoder;
  1608. uint32_t subpixel_order = SubPixelNone;
  1609. bool shared_ddc = false;
  1610. bool is_dp_bridge = false;
  1611. bool has_aux = false;
  1612. if (connector_type == DRM_MODE_CONNECTOR_Unknown)
  1613. return;
  1614. /* if the user selected tv=0 don't try and add the connector */
  1615. if (((connector_type == DRM_MODE_CONNECTOR_SVIDEO) ||
  1616. (connector_type == DRM_MODE_CONNECTOR_Composite) ||
  1617. (connector_type == DRM_MODE_CONNECTOR_9PinDIN)) &&
  1618. (radeon_tv == 0))
  1619. return;
  1620. /* see if we already added it */
  1621. list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
  1622. radeon_connector = to_radeon_connector(connector);
  1623. if (radeon_connector->connector_id == connector_id) {
  1624. radeon_connector->devices |= supported_device;
  1625. return;
  1626. }
  1627. if (radeon_connector->ddc_bus && i2c_bus->valid) {
  1628. if (radeon_connector->ddc_bus->rec.i2c_id == i2c_bus->i2c_id) {
  1629. radeon_connector->shared_ddc = true;
  1630. shared_ddc = true;
  1631. }
  1632. if (radeon_connector->router_bus && router->ddc_valid &&
  1633. (radeon_connector->router.router_id == router->router_id)) {
  1634. radeon_connector->shared_ddc = false;
  1635. shared_ddc = false;
  1636. }
  1637. }
  1638. }
  1639. /* check if it's a dp bridge */
  1640. list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
  1641. radeon_encoder = to_radeon_encoder(encoder);
  1642. if (radeon_encoder->devices & supported_device) {
  1643. switch (radeon_encoder->encoder_id) {
  1644. case ENCODER_OBJECT_ID_TRAVIS:
  1645. case ENCODER_OBJECT_ID_NUTMEG:
  1646. is_dp_bridge = true;
  1647. break;
  1648. default:
  1649. break;
  1650. }
  1651. }
  1652. }
  1653. radeon_connector = kzalloc(sizeof(struct radeon_connector), GFP_KERNEL);
  1654. if (!radeon_connector)
  1655. return;
  1656. connector = &radeon_connector->base;
  1657. radeon_connector->connector_id = connector_id;
  1658. radeon_connector->devices = supported_device;
  1659. radeon_connector->shared_ddc = shared_ddc;
  1660. radeon_connector->connector_object_id = connector_object_id;
  1661. radeon_connector->hpd = *hpd;
  1662. radeon_connector->router = *router;
  1663. if (router->ddc_valid || router->cd_valid) {
  1664. radeon_connector->router_bus = radeon_i2c_lookup(rdev, &router->i2c_info);
  1665. if (!radeon_connector->router_bus)
  1666. DRM_ERROR("Failed to assign router i2c bus! Check dmesg for i2c errors.\n");
  1667. }
  1668. if (is_dp_bridge) {
  1669. radeon_dig_connector = kzalloc(sizeof(struct radeon_connector_atom_dig), GFP_KERNEL);
  1670. if (!radeon_dig_connector)
  1671. goto failed;
  1672. radeon_dig_connector->igp_lane_info = igp_lane_info;
  1673. radeon_connector->con_priv = radeon_dig_connector;
  1674. if (i2c_bus->valid) {
  1675. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  1676. if (radeon_connector->ddc_bus)
  1677. has_aux = true;
  1678. else
  1679. DRM_ERROR("DP: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  1680. }
  1681. switch (connector_type) {
  1682. case DRM_MODE_CONNECTOR_VGA:
  1683. case DRM_MODE_CONNECTOR_DVIA:
  1684. default:
  1685. drm_connector_init(dev, &radeon_connector->base,
  1686. &radeon_dp_connector_funcs, connector_type);
  1687. drm_connector_helper_add(&radeon_connector->base,
  1688. &radeon_dp_connector_helper_funcs);
  1689. connector->interlace_allowed = true;
  1690. connector->doublescan_allowed = true;
  1691. radeon_connector->dac_load_detect = true;
  1692. drm_object_attach_property(&radeon_connector->base.base,
  1693. rdev->mode_info.load_detect_property,
  1694. 1);
  1695. drm_object_attach_property(&radeon_connector->base.base,
  1696. dev->mode_config.scaling_mode_property,
  1697. DRM_MODE_SCALE_NONE);
  1698. if (ASIC_IS_DCE5(rdev))
  1699. drm_object_attach_property(&radeon_connector->base.base,
  1700. rdev->mode_info.output_csc_property,
  1701. RADEON_OUTPUT_CSC_BYPASS);
  1702. break;
  1703. case DRM_MODE_CONNECTOR_DVII:
  1704. case DRM_MODE_CONNECTOR_DVID:
  1705. case DRM_MODE_CONNECTOR_HDMIA:
  1706. case DRM_MODE_CONNECTOR_HDMIB:
  1707. case DRM_MODE_CONNECTOR_DisplayPort:
  1708. drm_connector_init(dev, &radeon_connector->base,
  1709. &radeon_dp_connector_funcs, connector_type);
  1710. drm_connector_helper_add(&radeon_connector->base,
  1711. &radeon_dp_connector_helper_funcs);
  1712. drm_object_attach_property(&radeon_connector->base.base,
  1713. rdev->mode_info.underscan_property,
  1714. UNDERSCAN_OFF);
  1715. drm_object_attach_property(&radeon_connector->base.base,
  1716. rdev->mode_info.underscan_hborder_property,
  1717. 0);
  1718. drm_object_attach_property(&radeon_connector->base.base,
  1719. rdev->mode_info.underscan_vborder_property,
  1720. 0);
  1721. drm_object_attach_property(&radeon_connector->base.base,
  1722. dev->mode_config.scaling_mode_property,
  1723. DRM_MODE_SCALE_NONE);
  1724. drm_object_attach_property(&radeon_connector->base.base,
  1725. rdev->mode_info.dither_property,
  1726. RADEON_FMT_DITHER_DISABLE);
  1727. if (radeon_audio != 0) {
  1728. drm_object_attach_property(&radeon_connector->base.base,
  1729. rdev->mode_info.audio_property,
  1730. RADEON_AUDIO_AUTO);
  1731. radeon_connector->audio = RADEON_AUDIO_AUTO;
  1732. }
  1733. if (ASIC_IS_DCE5(rdev))
  1734. drm_object_attach_property(&radeon_connector->base.base,
  1735. rdev->mode_info.output_csc_property,
  1736. RADEON_OUTPUT_CSC_BYPASS);
  1737. subpixel_order = SubPixelHorizontalRGB;
  1738. connector->interlace_allowed = true;
  1739. if (connector_type == DRM_MODE_CONNECTOR_HDMIB)
  1740. connector->doublescan_allowed = true;
  1741. else
  1742. connector->doublescan_allowed = false;
  1743. if (connector_type == DRM_MODE_CONNECTOR_DVII) {
  1744. radeon_connector->dac_load_detect = true;
  1745. drm_object_attach_property(&radeon_connector->base.base,
  1746. rdev->mode_info.load_detect_property,
  1747. 1);
  1748. }
  1749. break;
  1750. case DRM_MODE_CONNECTOR_LVDS:
  1751. case DRM_MODE_CONNECTOR_eDP:
  1752. drm_connector_init(dev, &radeon_connector->base,
  1753. &radeon_lvds_bridge_connector_funcs, connector_type);
  1754. drm_connector_helper_add(&radeon_connector->base,
  1755. &radeon_dp_connector_helper_funcs);
  1756. drm_object_attach_property(&radeon_connector->base.base,
  1757. dev->mode_config.scaling_mode_property,
  1758. DRM_MODE_SCALE_FULLSCREEN);
  1759. subpixel_order = SubPixelHorizontalRGB;
  1760. connector->interlace_allowed = false;
  1761. connector->doublescan_allowed = false;
  1762. break;
  1763. }
  1764. } else {
  1765. switch (connector_type) {
  1766. case DRM_MODE_CONNECTOR_VGA:
  1767. drm_connector_init(dev, &radeon_connector->base, &radeon_vga_connector_funcs, connector_type);
  1768. drm_connector_helper_add(&radeon_connector->base, &radeon_vga_connector_helper_funcs);
  1769. if (i2c_bus->valid) {
  1770. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  1771. if (!radeon_connector->ddc_bus)
  1772. DRM_ERROR("VGA: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  1773. }
  1774. radeon_connector->dac_load_detect = true;
  1775. drm_object_attach_property(&radeon_connector->base.base,
  1776. rdev->mode_info.load_detect_property,
  1777. 1);
  1778. if (ASIC_IS_AVIVO(rdev))
  1779. drm_object_attach_property(&radeon_connector->base.base,
  1780. dev->mode_config.scaling_mode_property,
  1781. DRM_MODE_SCALE_NONE);
  1782. if (ASIC_IS_DCE5(rdev))
  1783. drm_object_attach_property(&radeon_connector->base.base,
  1784. rdev->mode_info.output_csc_property,
  1785. RADEON_OUTPUT_CSC_BYPASS);
  1786. /* no HPD on analog connectors */
  1787. radeon_connector->hpd.hpd = RADEON_HPD_NONE;
  1788. connector->interlace_allowed = true;
  1789. connector->doublescan_allowed = true;
  1790. break;
  1791. case DRM_MODE_CONNECTOR_DVIA:
  1792. drm_connector_init(dev, &radeon_connector->base, &radeon_vga_connector_funcs, connector_type);
  1793. drm_connector_helper_add(&radeon_connector->base, &radeon_vga_connector_helper_funcs);
  1794. if (i2c_bus->valid) {
  1795. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  1796. if (!radeon_connector->ddc_bus)
  1797. DRM_ERROR("DVIA: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  1798. }
  1799. radeon_connector->dac_load_detect = true;
  1800. drm_object_attach_property(&radeon_connector->base.base,
  1801. rdev->mode_info.load_detect_property,
  1802. 1);
  1803. if (ASIC_IS_AVIVO(rdev))
  1804. drm_object_attach_property(&radeon_connector->base.base,
  1805. dev->mode_config.scaling_mode_property,
  1806. DRM_MODE_SCALE_NONE);
  1807. if (ASIC_IS_DCE5(rdev))
  1808. drm_object_attach_property(&radeon_connector->base.base,
  1809. rdev->mode_info.output_csc_property,
  1810. RADEON_OUTPUT_CSC_BYPASS);
  1811. /* no HPD on analog connectors */
  1812. radeon_connector->hpd.hpd = RADEON_HPD_NONE;
  1813. connector->interlace_allowed = true;
  1814. connector->doublescan_allowed = true;
  1815. break;
  1816. case DRM_MODE_CONNECTOR_DVII:
  1817. case DRM_MODE_CONNECTOR_DVID:
  1818. radeon_dig_connector = kzalloc(sizeof(struct radeon_connector_atom_dig), GFP_KERNEL);
  1819. if (!radeon_dig_connector)
  1820. goto failed;
  1821. radeon_dig_connector->igp_lane_info = igp_lane_info;
  1822. radeon_connector->con_priv = radeon_dig_connector;
  1823. drm_connector_init(dev, &radeon_connector->base, &radeon_dvi_connector_funcs, connector_type);
  1824. drm_connector_helper_add(&radeon_connector->base, &radeon_dvi_connector_helper_funcs);
  1825. if (i2c_bus->valid) {
  1826. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  1827. if (!radeon_connector->ddc_bus)
  1828. DRM_ERROR("DVI: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  1829. }
  1830. subpixel_order = SubPixelHorizontalRGB;
  1831. drm_object_attach_property(&radeon_connector->base.base,
  1832. rdev->mode_info.coherent_mode_property,
  1833. 1);
  1834. if (ASIC_IS_AVIVO(rdev)) {
  1835. drm_object_attach_property(&radeon_connector->base.base,
  1836. rdev->mode_info.underscan_property,
  1837. UNDERSCAN_OFF);
  1838. drm_object_attach_property(&radeon_connector->base.base,
  1839. rdev->mode_info.underscan_hborder_property,
  1840. 0);
  1841. drm_object_attach_property(&radeon_connector->base.base,
  1842. rdev->mode_info.underscan_vborder_property,
  1843. 0);
  1844. drm_object_attach_property(&radeon_connector->base.base,
  1845. rdev->mode_info.dither_property,
  1846. RADEON_FMT_DITHER_DISABLE);
  1847. drm_object_attach_property(&radeon_connector->base.base,
  1848. dev->mode_config.scaling_mode_property,
  1849. DRM_MODE_SCALE_NONE);
  1850. }
  1851. if (ASIC_IS_DCE2(rdev) && (radeon_audio != 0)) {
  1852. drm_object_attach_property(&radeon_connector->base.base,
  1853. rdev->mode_info.audio_property,
  1854. RADEON_AUDIO_AUTO);
  1855. radeon_connector->audio = RADEON_AUDIO_AUTO;
  1856. }
  1857. if (connector_type == DRM_MODE_CONNECTOR_DVII) {
  1858. radeon_connector->dac_load_detect = true;
  1859. drm_object_attach_property(&radeon_connector->base.base,
  1860. rdev->mode_info.load_detect_property,
  1861. 1);
  1862. }
  1863. if (ASIC_IS_DCE5(rdev))
  1864. drm_object_attach_property(&radeon_connector->base.base,
  1865. rdev->mode_info.output_csc_property,
  1866. RADEON_OUTPUT_CSC_BYPASS);
  1867. connector->interlace_allowed = true;
  1868. if (connector_type == DRM_MODE_CONNECTOR_DVII)
  1869. connector->doublescan_allowed = true;
  1870. else
  1871. connector->doublescan_allowed = false;
  1872. break;
  1873. case DRM_MODE_CONNECTOR_HDMIA:
  1874. case DRM_MODE_CONNECTOR_HDMIB:
  1875. radeon_dig_connector = kzalloc(sizeof(struct radeon_connector_atom_dig), GFP_KERNEL);
  1876. if (!radeon_dig_connector)
  1877. goto failed;
  1878. radeon_dig_connector->igp_lane_info = igp_lane_info;
  1879. radeon_connector->con_priv = radeon_dig_connector;
  1880. drm_connector_init(dev, &radeon_connector->base, &radeon_dvi_connector_funcs, connector_type);
  1881. drm_connector_helper_add(&radeon_connector->base, &radeon_dvi_connector_helper_funcs);
  1882. if (i2c_bus->valid) {
  1883. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  1884. if (!radeon_connector->ddc_bus)
  1885. DRM_ERROR("HDMI: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  1886. }
  1887. drm_object_attach_property(&radeon_connector->base.base,
  1888. rdev->mode_info.coherent_mode_property,
  1889. 1);
  1890. if (ASIC_IS_AVIVO(rdev)) {
  1891. drm_object_attach_property(&radeon_connector->base.base,
  1892. rdev->mode_info.underscan_property,
  1893. UNDERSCAN_OFF);
  1894. drm_object_attach_property(&radeon_connector->base.base,
  1895. rdev->mode_info.underscan_hborder_property,
  1896. 0);
  1897. drm_object_attach_property(&radeon_connector->base.base,
  1898. rdev->mode_info.underscan_vborder_property,
  1899. 0);
  1900. drm_object_attach_property(&radeon_connector->base.base,
  1901. rdev->mode_info.dither_property,
  1902. RADEON_FMT_DITHER_DISABLE);
  1903. drm_object_attach_property(&radeon_connector->base.base,
  1904. dev->mode_config.scaling_mode_property,
  1905. DRM_MODE_SCALE_NONE);
  1906. }
  1907. if (ASIC_IS_DCE2(rdev) && (radeon_audio != 0)) {
  1908. drm_object_attach_property(&radeon_connector->base.base,
  1909. rdev->mode_info.audio_property,
  1910. RADEON_AUDIO_AUTO);
  1911. radeon_connector->audio = RADEON_AUDIO_AUTO;
  1912. }
  1913. if (ASIC_IS_DCE5(rdev))
  1914. drm_object_attach_property(&radeon_connector->base.base,
  1915. rdev->mode_info.output_csc_property,
  1916. RADEON_OUTPUT_CSC_BYPASS);
  1917. subpixel_order = SubPixelHorizontalRGB;
  1918. connector->interlace_allowed = true;
  1919. if (connector_type == DRM_MODE_CONNECTOR_HDMIB)
  1920. connector->doublescan_allowed = true;
  1921. else
  1922. connector->doublescan_allowed = false;
  1923. break;
  1924. case DRM_MODE_CONNECTOR_DisplayPort:
  1925. radeon_dig_connector = kzalloc(sizeof(struct radeon_connector_atom_dig), GFP_KERNEL);
  1926. if (!radeon_dig_connector)
  1927. goto failed;
  1928. radeon_dig_connector->igp_lane_info = igp_lane_info;
  1929. radeon_connector->con_priv = radeon_dig_connector;
  1930. drm_connector_init(dev, &radeon_connector->base, &radeon_dp_connector_funcs, connector_type);
  1931. drm_connector_helper_add(&radeon_connector->base, &radeon_dp_connector_helper_funcs);
  1932. if (i2c_bus->valid) {
  1933. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  1934. if (radeon_connector->ddc_bus)
  1935. has_aux = true;
  1936. else
  1937. DRM_ERROR("DP: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  1938. }
  1939. subpixel_order = SubPixelHorizontalRGB;
  1940. drm_object_attach_property(&radeon_connector->base.base,
  1941. rdev->mode_info.coherent_mode_property,
  1942. 1);
  1943. if (ASIC_IS_AVIVO(rdev)) {
  1944. drm_object_attach_property(&radeon_connector->base.base,
  1945. rdev->mode_info.underscan_property,
  1946. UNDERSCAN_OFF);
  1947. drm_object_attach_property(&radeon_connector->base.base,
  1948. rdev->mode_info.underscan_hborder_property,
  1949. 0);
  1950. drm_object_attach_property(&radeon_connector->base.base,
  1951. rdev->mode_info.underscan_vborder_property,
  1952. 0);
  1953. drm_object_attach_property(&radeon_connector->base.base,
  1954. rdev->mode_info.dither_property,
  1955. RADEON_FMT_DITHER_DISABLE);
  1956. drm_object_attach_property(&radeon_connector->base.base,
  1957. dev->mode_config.scaling_mode_property,
  1958. DRM_MODE_SCALE_NONE);
  1959. }
  1960. if (ASIC_IS_DCE2(rdev) && (radeon_audio != 0)) {
  1961. drm_object_attach_property(&radeon_connector->base.base,
  1962. rdev->mode_info.audio_property,
  1963. RADEON_AUDIO_AUTO);
  1964. radeon_connector->audio = RADEON_AUDIO_AUTO;
  1965. }
  1966. if (ASIC_IS_DCE5(rdev))
  1967. drm_object_attach_property(&radeon_connector->base.base,
  1968. rdev->mode_info.output_csc_property,
  1969. RADEON_OUTPUT_CSC_BYPASS);
  1970. connector->interlace_allowed = true;
  1971. /* in theory with a DP to VGA converter... */
  1972. connector->doublescan_allowed = false;
  1973. break;
  1974. case DRM_MODE_CONNECTOR_eDP:
  1975. radeon_dig_connector = kzalloc(sizeof(struct radeon_connector_atom_dig), GFP_KERNEL);
  1976. if (!radeon_dig_connector)
  1977. goto failed;
  1978. radeon_dig_connector->igp_lane_info = igp_lane_info;
  1979. radeon_connector->con_priv = radeon_dig_connector;
  1980. drm_connector_init(dev, &radeon_connector->base, &radeon_edp_connector_funcs, connector_type);
  1981. drm_connector_helper_add(&radeon_connector->base, &radeon_dp_connector_helper_funcs);
  1982. if (i2c_bus->valid) {
  1983. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  1984. if (radeon_connector->ddc_bus)
  1985. has_aux = true;
  1986. else
  1987. DRM_ERROR("DP: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  1988. }
  1989. drm_object_attach_property(&radeon_connector->base.base,
  1990. dev->mode_config.scaling_mode_property,
  1991. DRM_MODE_SCALE_FULLSCREEN);
  1992. subpixel_order = SubPixelHorizontalRGB;
  1993. connector->interlace_allowed = false;
  1994. connector->doublescan_allowed = false;
  1995. break;
  1996. case DRM_MODE_CONNECTOR_SVIDEO:
  1997. case DRM_MODE_CONNECTOR_Composite:
  1998. case DRM_MODE_CONNECTOR_9PinDIN:
  1999. drm_connector_init(dev, &radeon_connector->base, &radeon_tv_connector_funcs, connector_type);
  2000. drm_connector_helper_add(&radeon_connector->base, &radeon_tv_connector_helper_funcs);
  2001. radeon_connector->dac_load_detect = true;
  2002. drm_object_attach_property(&radeon_connector->base.base,
  2003. rdev->mode_info.load_detect_property,
  2004. 1);
  2005. drm_object_attach_property(&radeon_connector->base.base,
  2006. rdev->mode_info.tv_std_property,
  2007. radeon_atombios_get_tv_info(rdev));
  2008. /* no HPD on analog connectors */
  2009. radeon_connector->hpd.hpd = RADEON_HPD_NONE;
  2010. connector->interlace_allowed = false;
  2011. connector->doublescan_allowed = false;
  2012. break;
  2013. case DRM_MODE_CONNECTOR_LVDS:
  2014. radeon_dig_connector = kzalloc(sizeof(struct radeon_connector_atom_dig), GFP_KERNEL);
  2015. if (!radeon_dig_connector)
  2016. goto failed;
  2017. radeon_dig_connector->igp_lane_info = igp_lane_info;
  2018. radeon_connector->con_priv = radeon_dig_connector;
  2019. drm_connector_init(dev, &radeon_connector->base, &radeon_lvds_connector_funcs, connector_type);
  2020. drm_connector_helper_add(&radeon_connector->base, &radeon_lvds_connector_helper_funcs);
  2021. if (i2c_bus->valid) {
  2022. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  2023. if (!radeon_connector->ddc_bus)
  2024. DRM_ERROR("LVDS: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  2025. }
  2026. drm_object_attach_property(&radeon_connector->base.base,
  2027. dev->mode_config.scaling_mode_property,
  2028. DRM_MODE_SCALE_FULLSCREEN);
  2029. subpixel_order = SubPixelHorizontalRGB;
  2030. connector->interlace_allowed = false;
  2031. connector->doublescan_allowed = false;
  2032. break;
  2033. }
  2034. }
  2035. if (radeon_connector->hpd.hpd == RADEON_HPD_NONE) {
  2036. if (i2c_bus->valid) {
  2037. connector->polled = DRM_CONNECTOR_POLL_CONNECT |
  2038. DRM_CONNECTOR_POLL_DISCONNECT;
  2039. }
  2040. } else
  2041. connector->polled = DRM_CONNECTOR_POLL_HPD;
  2042. connector->display_info.subpixel_order = subpixel_order;
  2043. drm_connector_register(connector);
  2044. if (has_aux)
  2045. radeon_dp_aux_init(radeon_connector);
  2046. return;
  2047. failed:
  2048. drm_connector_cleanup(connector);
  2049. kfree(connector);
  2050. }
  2051. void
  2052. radeon_add_legacy_connector(struct drm_device *dev,
  2053. uint32_t connector_id,
  2054. uint32_t supported_device,
  2055. int connector_type,
  2056. struct radeon_i2c_bus_rec *i2c_bus,
  2057. uint16_t connector_object_id,
  2058. struct radeon_hpd *hpd)
  2059. {
  2060. struct radeon_device *rdev = dev->dev_private;
  2061. struct drm_connector *connector;
  2062. struct radeon_connector *radeon_connector;
  2063. uint32_t subpixel_order = SubPixelNone;
  2064. if (connector_type == DRM_MODE_CONNECTOR_Unknown)
  2065. return;
  2066. /* if the user selected tv=0 don't try and add the connector */
  2067. if (((connector_type == DRM_MODE_CONNECTOR_SVIDEO) ||
  2068. (connector_type == DRM_MODE_CONNECTOR_Composite) ||
  2069. (connector_type == DRM_MODE_CONNECTOR_9PinDIN)) &&
  2070. (radeon_tv == 0))
  2071. return;
  2072. /* see if we already added it */
  2073. list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
  2074. radeon_connector = to_radeon_connector(connector);
  2075. if (radeon_connector->connector_id == connector_id) {
  2076. radeon_connector->devices |= supported_device;
  2077. return;
  2078. }
  2079. }
  2080. radeon_connector = kzalloc(sizeof(struct radeon_connector), GFP_KERNEL);
  2081. if (!radeon_connector)
  2082. return;
  2083. connector = &radeon_connector->base;
  2084. radeon_connector->connector_id = connector_id;
  2085. radeon_connector->devices = supported_device;
  2086. radeon_connector->connector_object_id = connector_object_id;
  2087. radeon_connector->hpd = *hpd;
  2088. switch (connector_type) {
  2089. case DRM_MODE_CONNECTOR_VGA:
  2090. drm_connector_init(dev, &radeon_connector->base, &radeon_vga_connector_funcs, connector_type);
  2091. drm_connector_helper_add(&radeon_connector->base, &radeon_vga_connector_helper_funcs);
  2092. if (i2c_bus->valid) {
  2093. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  2094. if (!radeon_connector->ddc_bus)
  2095. DRM_ERROR("VGA: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  2096. }
  2097. radeon_connector->dac_load_detect = true;
  2098. drm_object_attach_property(&radeon_connector->base.base,
  2099. rdev->mode_info.load_detect_property,
  2100. 1);
  2101. /* no HPD on analog connectors */
  2102. radeon_connector->hpd.hpd = RADEON_HPD_NONE;
  2103. connector->interlace_allowed = true;
  2104. connector->doublescan_allowed = true;
  2105. break;
  2106. case DRM_MODE_CONNECTOR_DVIA:
  2107. drm_connector_init(dev, &radeon_connector->base, &radeon_vga_connector_funcs, connector_type);
  2108. drm_connector_helper_add(&radeon_connector->base, &radeon_vga_connector_helper_funcs);
  2109. if (i2c_bus->valid) {
  2110. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  2111. if (!radeon_connector->ddc_bus)
  2112. DRM_ERROR("DVIA: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  2113. }
  2114. radeon_connector->dac_load_detect = true;
  2115. drm_object_attach_property(&radeon_connector->base.base,
  2116. rdev->mode_info.load_detect_property,
  2117. 1);
  2118. /* no HPD on analog connectors */
  2119. radeon_connector->hpd.hpd = RADEON_HPD_NONE;
  2120. connector->interlace_allowed = true;
  2121. connector->doublescan_allowed = true;
  2122. break;
  2123. case DRM_MODE_CONNECTOR_DVII:
  2124. case DRM_MODE_CONNECTOR_DVID:
  2125. drm_connector_init(dev, &radeon_connector->base, &radeon_dvi_connector_funcs, connector_type);
  2126. drm_connector_helper_add(&radeon_connector->base, &radeon_dvi_connector_helper_funcs);
  2127. if (i2c_bus->valid) {
  2128. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  2129. if (!radeon_connector->ddc_bus)
  2130. DRM_ERROR("DVI: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  2131. }
  2132. if (connector_type == DRM_MODE_CONNECTOR_DVII) {
  2133. radeon_connector->dac_load_detect = true;
  2134. drm_object_attach_property(&radeon_connector->base.base,
  2135. rdev->mode_info.load_detect_property,
  2136. 1);
  2137. }
  2138. subpixel_order = SubPixelHorizontalRGB;
  2139. connector->interlace_allowed = true;
  2140. if (connector_type == DRM_MODE_CONNECTOR_DVII)
  2141. connector->doublescan_allowed = true;
  2142. else
  2143. connector->doublescan_allowed = false;
  2144. break;
  2145. case DRM_MODE_CONNECTOR_SVIDEO:
  2146. case DRM_MODE_CONNECTOR_Composite:
  2147. case DRM_MODE_CONNECTOR_9PinDIN:
  2148. drm_connector_init(dev, &radeon_connector->base, &radeon_tv_connector_funcs, connector_type);
  2149. drm_connector_helper_add(&radeon_connector->base, &radeon_tv_connector_helper_funcs);
  2150. radeon_connector->dac_load_detect = true;
  2151. /* RS400,RC410,RS480 chipset seems to report a lot
  2152. * of false positive on load detect, we haven't yet
  2153. * found a way to make load detect reliable on those
  2154. * chipset, thus just disable it for TV.
  2155. */
  2156. if (rdev->family == CHIP_RS400 || rdev->family == CHIP_RS480)
  2157. radeon_connector->dac_load_detect = false;
  2158. drm_object_attach_property(&radeon_connector->base.base,
  2159. rdev->mode_info.load_detect_property,
  2160. radeon_connector->dac_load_detect);
  2161. drm_object_attach_property(&radeon_connector->base.base,
  2162. rdev->mode_info.tv_std_property,
  2163. radeon_combios_get_tv_info(rdev));
  2164. /* no HPD on analog connectors */
  2165. radeon_connector->hpd.hpd = RADEON_HPD_NONE;
  2166. connector->interlace_allowed = false;
  2167. connector->doublescan_allowed = false;
  2168. break;
  2169. case DRM_MODE_CONNECTOR_LVDS:
  2170. drm_connector_init(dev, &radeon_connector->base, &radeon_lvds_connector_funcs, connector_type);
  2171. drm_connector_helper_add(&radeon_connector->base, &radeon_lvds_connector_helper_funcs);
  2172. if (i2c_bus->valid) {
  2173. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  2174. if (!radeon_connector->ddc_bus)
  2175. DRM_ERROR("LVDS: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  2176. }
  2177. drm_object_attach_property(&radeon_connector->base.base,
  2178. dev->mode_config.scaling_mode_property,
  2179. DRM_MODE_SCALE_FULLSCREEN);
  2180. subpixel_order = SubPixelHorizontalRGB;
  2181. connector->interlace_allowed = false;
  2182. connector->doublescan_allowed = false;
  2183. break;
  2184. }
  2185. if (radeon_connector->hpd.hpd == RADEON_HPD_NONE) {
  2186. if (i2c_bus->valid) {
  2187. connector->polled = DRM_CONNECTOR_POLL_CONNECT |
  2188. DRM_CONNECTOR_POLL_DISCONNECT;
  2189. }
  2190. } else
  2191. connector->polled = DRM_CONNECTOR_POLL_HPD;
  2192. connector->display_info.subpixel_order = subpixel_order;
  2193. drm_connector_register(connector);
  2194. }
  2195. void radeon_setup_mst_connector(struct drm_device *dev)
  2196. {
  2197. struct radeon_device *rdev = dev->dev_private;
  2198. struct drm_connector *connector;
  2199. struct radeon_connector *radeon_connector;
  2200. if (!ASIC_IS_DCE5(rdev))
  2201. return;
  2202. if (radeon_mst == 0)
  2203. return;
  2204. list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
  2205. int ret;
  2206. radeon_connector = to_radeon_connector(connector);
  2207. if (connector->connector_type != DRM_MODE_CONNECTOR_DisplayPort)
  2208. continue;
  2209. ret = radeon_dp_mst_init(radeon_connector);
  2210. }
  2211. }