virtgpu_display.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481
  1. /*
  2. * Copyright (C) 2015 Red Hat, Inc.
  3. * All Rights Reserved.
  4. *
  5. * Authors:
  6. * Dave Airlie
  7. * Alon Levy
  8. *
  9. * Permission is hereby granted, free of charge, to any person obtaining a
  10. * copy of this software and associated documentation files (the "Software"),
  11. * to deal in the Software without restriction, including without limitation
  12. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  13. * and/or sell copies of the Software, and to permit persons to whom the
  14. * Software is furnished to do so, subject to the following conditions:
  15. *
  16. * The above copyright notice and this permission notice shall be included in
  17. * all copies or substantial portions of the Software.
  18. *
  19. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  20. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  21. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  22. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  23. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  24. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  25. * OTHER DEALINGS IN THE SOFTWARE.
  26. */
  27. #include "virtgpu_drv.h"
  28. #include <drm/drm_crtc_helper.h>
  29. #include <drm/drm_atomic_helper.h>
  30. #define XRES_MIN 320
  31. #define YRES_MIN 200
  32. #define XRES_DEF 1024
  33. #define YRES_DEF 768
  34. #define XRES_MAX 8192
  35. #define YRES_MAX 8192
  36. static void virtio_gpu_crtc_gamma_set(struct drm_crtc *crtc,
  37. u16 *red, u16 *green, u16 *blue,
  38. uint32_t start, uint32_t size)
  39. {
  40. /* TODO */
  41. }
  42. static void
  43. virtio_gpu_hide_cursor(struct virtio_gpu_device *vgdev,
  44. struct virtio_gpu_output *output)
  45. {
  46. output->cursor.hdr.type = cpu_to_le32(VIRTIO_GPU_CMD_UPDATE_CURSOR);
  47. output->cursor.resource_id = 0;
  48. virtio_gpu_cursor_ping(vgdev, output);
  49. }
  50. static int virtio_gpu_crtc_cursor_set(struct drm_crtc *crtc,
  51. struct drm_file *file_priv,
  52. uint32_t handle,
  53. uint32_t width,
  54. uint32_t height,
  55. int32_t hot_x, int32_t hot_y)
  56. {
  57. struct virtio_gpu_device *vgdev = crtc->dev->dev_private;
  58. struct virtio_gpu_output *output =
  59. container_of(crtc, struct virtio_gpu_output, crtc);
  60. struct drm_gem_object *gobj = NULL;
  61. struct virtio_gpu_object *qobj = NULL;
  62. struct virtio_gpu_fence *fence = NULL;
  63. int ret = 0;
  64. if (handle == 0) {
  65. virtio_gpu_hide_cursor(vgdev, output);
  66. return 0;
  67. }
  68. /* lookup the cursor */
  69. gobj = drm_gem_object_lookup(crtc->dev, file_priv, handle);
  70. if (gobj == NULL)
  71. return -ENOENT;
  72. qobj = gem_to_virtio_gpu_obj(gobj);
  73. if (!qobj->hw_res_handle) {
  74. ret = -EINVAL;
  75. goto out;
  76. }
  77. virtio_gpu_cmd_transfer_to_host_2d(vgdev, qobj->hw_res_handle, 0,
  78. cpu_to_le32(64),
  79. cpu_to_le32(64),
  80. 0, 0, &fence);
  81. ret = virtio_gpu_object_reserve(qobj, false);
  82. if (!ret) {
  83. reservation_object_add_excl_fence(qobj->tbo.resv,
  84. &fence->f);
  85. fence_put(&fence->f);
  86. virtio_gpu_object_unreserve(qobj);
  87. virtio_gpu_object_wait(qobj, false);
  88. }
  89. output->cursor.hdr.type = cpu_to_le32(VIRTIO_GPU_CMD_UPDATE_CURSOR);
  90. output->cursor.resource_id = cpu_to_le32(qobj->hw_res_handle);
  91. output->cursor.hot_x = cpu_to_le32(hot_x);
  92. output->cursor.hot_y = cpu_to_le32(hot_y);
  93. virtio_gpu_cursor_ping(vgdev, output);
  94. ret = 0;
  95. out:
  96. drm_gem_object_unreference_unlocked(gobj);
  97. return ret;
  98. }
  99. static int virtio_gpu_crtc_cursor_move(struct drm_crtc *crtc,
  100. int x, int y)
  101. {
  102. struct virtio_gpu_device *vgdev = crtc->dev->dev_private;
  103. struct virtio_gpu_output *output =
  104. container_of(crtc, struct virtio_gpu_output, crtc);
  105. output->cursor.hdr.type = cpu_to_le32(VIRTIO_GPU_CMD_MOVE_CURSOR);
  106. output->cursor.pos.x = cpu_to_le32(x);
  107. output->cursor.pos.y = cpu_to_le32(y);
  108. virtio_gpu_cursor_ping(vgdev, output);
  109. return 0;
  110. }
  111. static const struct drm_crtc_funcs virtio_gpu_crtc_funcs = {
  112. .cursor_set2 = virtio_gpu_crtc_cursor_set,
  113. .cursor_move = virtio_gpu_crtc_cursor_move,
  114. .gamma_set = virtio_gpu_crtc_gamma_set,
  115. .set_config = drm_atomic_helper_set_config,
  116. .destroy = drm_crtc_cleanup,
  117. #if 0 /* not (yet) working without vblank support according to docs */
  118. .page_flip = drm_atomic_helper_page_flip,
  119. #endif
  120. .reset = drm_atomic_helper_crtc_reset,
  121. .atomic_duplicate_state = drm_atomic_helper_crtc_duplicate_state,
  122. .atomic_destroy_state = drm_atomic_helper_crtc_destroy_state,
  123. };
  124. static void virtio_gpu_user_framebuffer_destroy(struct drm_framebuffer *fb)
  125. {
  126. struct virtio_gpu_framebuffer *virtio_gpu_fb
  127. = to_virtio_gpu_framebuffer(fb);
  128. if (virtio_gpu_fb->obj)
  129. drm_gem_object_unreference_unlocked(virtio_gpu_fb->obj);
  130. drm_framebuffer_cleanup(fb);
  131. kfree(virtio_gpu_fb);
  132. }
  133. static int
  134. virtio_gpu_framebuffer_surface_dirty(struct drm_framebuffer *fb,
  135. struct drm_file *file_priv,
  136. unsigned flags, unsigned color,
  137. struct drm_clip_rect *clips,
  138. unsigned num_clips)
  139. {
  140. struct virtio_gpu_framebuffer *virtio_gpu_fb
  141. = to_virtio_gpu_framebuffer(fb);
  142. return virtio_gpu_surface_dirty(virtio_gpu_fb, clips, num_clips);
  143. }
  144. static const struct drm_framebuffer_funcs virtio_gpu_fb_funcs = {
  145. .destroy = virtio_gpu_user_framebuffer_destroy,
  146. .dirty = virtio_gpu_framebuffer_surface_dirty,
  147. };
  148. int
  149. virtio_gpu_framebuffer_init(struct drm_device *dev,
  150. struct virtio_gpu_framebuffer *vgfb,
  151. struct drm_mode_fb_cmd2 *mode_cmd,
  152. struct drm_gem_object *obj)
  153. {
  154. int ret;
  155. struct virtio_gpu_object *bo;
  156. vgfb->obj = obj;
  157. bo = gem_to_virtio_gpu_obj(obj);
  158. ret = drm_framebuffer_init(dev, &vgfb->base, &virtio_gpu_fb_funcs);
  159. if (ret) {
  160. vgfb->obj = NULL;
  161. return ret;
  162. }
  163. drm_helper_mode_fill_fb_struct(&vgfb->base, mode_cmd);
  164. spin_lock_init(&vgfb->dirty_lock);
  165. vgfb->x1 = vgfb->y1 = INT_MAX;
  166. vgfb->x2 = vgfb->y2 = 0;
  167. return 0;
  168. }
  169. static bool virtio_gpu_crtc_mode_fixup(struct drm_crtc *crtc,
  170. const struct drm_display_mode *mode,
  171. struct drm_display_mode *adjusted_mode)
  172. {
  173. return true;
  174. }
  175. static void virtio_gpu_crtc_mode_set_nofb(struct drm_crtc *crtc)
  176. {
  177. struct drm_device *dev = crtc->dev;
  178. struct virtio_gpu_device *vgdev = dev->dev_private;
  179. struct virtio_gpu_output *output = drm_crtc_to_virtio_gpu_output(crtc);
  180. virtio_gpu_cmd_set_scanout(vgdev, output->index, 0,
  181. crtc->mode.hdisplay,
  182. crtc->mode.vdisplay, 0, 0);
  183. }
  184. static void virtio_gpu_crtc_enable(struct drm_crtc *crtc)
  185. {
  186. }
  187. static void virtio_gpu_crtc_disable(struct drm_crtc *crtc)
  188. {
  189. struct drm_device *dev = crtc->dev;
  190. struct virtio_gpu_device *vgdev = dev->dev_private;
  191. struct virtio_gpu_output *output = drm_crtc_to_virtio_gpu_output(crtc);
  192. virtio_gpu_cmd_set_scanout(vgdev, output->index, 0, 0, 0, 0, 0);
  193. }
  194. static int virtio_gpu_crtc_atomic_check(struct drm_crtc *crtc,
  195. struct drm_crtc_state *state)
  196. {
  197. return 0;
  198. }
  199. static const struct drm_crtc_helper_funcs virtio_gpu_crtc_helper_funcs = {
  200. .enable = virtio_gpu_crtc_enable,
  201. .disable = virtio_gpu_crtc_disable,
  202. .mode_fixup = virtio_gpu_crtc_mode_fixup,
  203. .mode_set_nofb = virtio_gpu_crtc_mode_set_nofb,
  204. .atomic_check = virtio_gpu_crtc_atomic_check,
  205. };
  206. static bool virtio_gpu_enc_mode_fixup(struct drm_encoder *encoder,
  207. const struct drm_display_mode *mode,
  208. struct drm_display_mode *adjusted_mode)
  209. {
  210. return true;
  211. }
  212. static void virtio_gpu_enc_mode_set(struct drm_encoder *encoder,
  213. struct drm_display_mode *mode,
  214. struct drm_display_mode *adjusted_mode)
  215. {
  216. }
  217. static void virtio_gpu_enc_enable(struct drm_encoder *encoder)
  218. {
  219. }
  220. static void virtio_gpu_enc_disable(struct drm_encoder *encoder)
  221. {
  222. }
  223. static int virtio_gpu_conn_get_modes(struct drm_connector *connector)
  224. {
  225. struct virtio_gpu_output *output =
  226. drm_connector_to_virtio_gpu_output(connector);
  227. struct drm_display_mode *mode = NULL;
  228. int count, width, height;
  229. width = le32_to_cpu(output->info.r.width);
  230. height = le32_to_cpu(output->info.r.height);
  231. count = drm_add_modes_noedid(connector, XRES_MAX, YRES_MAX);
  232. if (width == 0 || height == 0) {
  233. width = XRES_DEF;
  234. height = YRES_DEF;
  235. drm_set_preferred_mode(connector, XRES_DEF, YRES_DEF);
  236. } else {
  237. DRM_DEBUG("add mode: %dx%d\n", width, height);
  238. mode = drm_cvt_mode(connector->dev, width, height, 60,
  239. false, false, false);
  240. mode->type |= DRM_MODE_TYPE_PREFERRED;
  241. drm_mode_probed_add(connector, mode);
  242. count++;
  243. }
  244. return count;
  245. }
  246. static int virtio_gpu_conn_mode_valid(struct drm_connector *connector,
  247. struct drm_display_mode *mode)
  248. {
  249. struct virtio_gpu_output *output =
  250. drm_connector_to_virtio_gpu_output(connector);
  251. int width, height;
  252. width = le32_to_cpu(output->info.r.width);
  253. height = le32_to_cpu(output->info.r.height);
  254. if (!(mode->type & DRM_MODE_TYPE_PREFERRED))
  255. return MODE_OK;
  256. if (mode->hdisplay == XRES_DEF && mode->vdisplay == YRES_DEF)
  257. return MODE_OK;
  258. if (mode->hdisplay <= width && mode->hdisplay >= width - 16 &&
  259. mode->vdisplay <= height && mode->vdisplay >= height - 16)
  260. return MODE_OK;
  261. DRM_DEBUG("del mode: %dx%d\n", mode->hdisplay, mode->vdisplay);
  262. return MODE_BAD;
  263. }
  264. static struct drm_encoder*
  265. virtio_gpu_best_encoder(struct drm_connector *connector)
  266. {
  267. struct virtio_gpu_output *virtio_gpu_output =
  268. drm_connector_to_virtio_gpu_output(connector);
  269. return &virtio_gpu_output->enc;
  270. }
  271. static const struct drm_encoder_helper_funcs virtio_gpu_enc_helper_funcs = {
  272. .mode_fixup = virtio_gpu_enc_mode_fixup,
  273. .mode_set = virtio_gpu_enc_mode_set,
  274. .enable = virtio_gpu_enc_enable,
  275. .disable = virtio_gpu_enc_disable,
  276. };
  277. static const struct drm_connector_helper_funcs virtio_gpu_conn_helper_funcs = {
  278. .get_modes = virtio_gpu_conn_get_modes,
  279. .mode_valid = virtio_gpu_conn_mode_valid,
  280. .best_encoder = virtio_gpu_best_encoder,
  281. };
  282. static void virtio_gpu_conn_save(struct drm_connector *connector)
  283. {
  284. DRM_DEBUG("\n");
  285. }
  286. static void virtio_gpu_conn_restore(struct drm_connector *connector)
  287. {
  288. DRM_DEBUG("\n");
  289. }
  290. static enum drm_connector_status virtio_gpu_conn_detect(
  291. struct drm_connector *connector,
  292. bool force)
  293. {
  294. struct virtio_gpu_output *output =
  295. drm_connector_to_virtio_gpu_output(connector);
  296. if (output->info.enabled)
  297. return connector_status_connected;
  298. else
  299. return connector_status_disconnected;
  300. }
  301. static void virtio_gpu_conn_destroy(struct drm_connector *connector)
  302. {
  303. struct virtio_gpu_output *virtio_gpu_output =
  304. drm_connector_to_virtio_gpu_output(connector);
  305. drm_connector_unregister(connector);
  306. drm_connector_cleanup(connector);
  307. kfree(virtio_gpu_output);
  308. }
  309. static const struct drm_connector_funcs virtio_gpu_connector_funcs = {
  310. .dpms = drm_atomic_helper_connector_dpms,
  311. .save = virtio_gpu_conn_save,
  312. .restore = virtio_gpu_conn_restore,
  313. .detect = virtio_gpu_conn_detect,
  314. .fill_modes = drm_helper_probe_single_connector_modes,
  315. .destroy = virtio_gpu_conn_destroy,
  316. .reset = drm_atomic_helper_connector_reset,
  317. .atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state,
  318. .atomic_destroy_state = drm_atomic_helper_connector_destroy_state,
  319. };
  320. static const struct drm_encoder_funcs virtio_gpu_enc_funcs = {
  321. .destroy = drm_encoder_cleanup,
  322. };
  323. static int vgdev_output_init(struct virtio_gpu_device *vgdev, int index)
  324. {
  325. struct drm_device *dev = vgdev->ddev;
  326. struct virtio_gpu_output *output = vgdev->outputs + index;
  327. struct drm_connector *connector = &output->conn;
  328. struct drm_encoder *encoder = &output->enc;
  329. struct drm_crtc *crtc = &output->crtc;
  330. struct drm_plane *plane;
  331. output->index = index;
  332. if (index == 0) {
  333. output->info.enabled = cpu_to_le32(true);
  334. output->info.r.width = cpu_to_le32(XRES_DEF);
  335. output->info.r.height = cpu_to_le32(YRES_DEF);
  336. }
  337. plane = virtio_gpu_plane_init(vgdev, index);
  338. if (IS_ERR(plane))
  339. return PTR_ERR(plane);
  340. drm_crtc_init_with_planes(dev, crtc, plane, NULL,
  341. &virtio_gpu_crtc_funcs);
  342. drm_mode_crtc_set_gamma_size(crtc, 256);
  343. drm_crtc_helper_add(crtc, &virtio_gpu_crtc_helper_funcs);
  344. plane->crtc = crtc;
  345. drm_connector_init(dev, connector, &virtio_gpu_connector_funcs,
  346. DRM_MODE_CONNECTOR_VIRTUAL);
  347. drm_connector_helper_add(connector, &virtio_gpu_conn_helper_funcs);
  348. drm_encoder_init(dev, encoder, &virtio_gpu_enc_funcs,
  349. DRM_MODE_ENCODER_VIRTUAL);
  350. drm_encoder_helper_add(encoder, &virtio_gpu_enc_helper_funcs);
  351. encoder->possible_crtcs = 1 << index;
  352. drm_mode_connector_attach_encoder(connector, encoder);
  353. drm_connector_register(connector);
  354. return 0;
  355. }
  356. static struct drm_framebuffer *
  357. virtio_gpu_user_framebuffer_create(struct drm_device *dev,
  358. struct drm_file *file_priv,
  359. struct drm_mode_fb_cmd2 *mode_cmd)
  360. {
  361. struct drm_gem_object *obj = NULL;
  362. struct virtio_gpu_framebuffer *virtio_gpu_fb;
  363. int ret;
  364. /* lookup object associated with res handle */
  365. obj = drm_gem_object_lookup(dev, file_priv, mode_cmd->handles[0]);
  366. if (!obj)
  367. return ERR_PTR(-EINVAL);
  368. virtio_gpu_fb = kzalloc(sizeof(*virtio_gpu_fb), GFP_KERNEL);
  369. if (virtio_gpu_fb == NULL)
  370. return ERR_PTR(-ENOMEM);
  371. ret = virtio_gpu_framebuffer_init(dev, virtio_gpu_fb, mode_cmd, obj);
  372. if (ret) {
  373. kfree(virtio_gpu_fb);
  374. if (obj)
  375. drm_gem_object_unreference_unlocked(obj);
  376. return NULL;
  377. }
  378. return &virtio_gpu_fb->base;
  379. }
  380. static const struct drm_mode_config_funcs virtio_gpu_mode_funcs = {
  381. .fb_create = virtio_gpu_user_framebuffer_create,
  382. .atomic_check = drm_atomic_helper_check,
  383. .atomic_commit = drm_atomic_helper_commit,
  384. };
  385. int virtio_gpu_modeset_init(struct virtio_gpu_device *vgdev)
  386. {
  387. int i;
  388. drm_mode_config_init(vgdev->ddev);
  389. vgdev->ddev->mode_config.funcs = (void *)&virtio_gpu_mode_funcs;
  390. /* modes will be validated against the framebuffer size */
  391. vgdev->ddev->mode_config.min_width = XRES_MIN;
  392. vgdev->ddev->mode_config.min_height = YRES_MIN;
  393. vgdev->ddev->mode_config.max_width = XRES_MAX;
  394. vgdev->ddev->mode_config.max_height = YRES_MAX;
  395. for (i = 0 ; i < vgdev->num_scanouts; ++i)
  396. vgdev_output_init(vgdev, i);
  397. drm_mode_config_reset(vgdev->ddev);
  398. return 0;
  399. }
  400. void virtio_gpu_modeset_fini(struct virtio_gpu_device *vgdev)
  401. {
  402. virtio_gpu_fbdev_fini(vgdev);
  403. drm_mode_config_cleanup(vgdev->ddev);
  404. }