omap_ssi.c 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610
  1. /* OMAP SSI driver.
  2. *
  3. * Copyright (C) 2010 Nokia Corporation. All rights reserved.
  4. * Copyright (C) 2014 Sebastian Reichel <sre@kernel.org>
  5. *
  6. * Contact: Carlos Chinea <carlos.chinea@nokia.com>
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License
  10. * version 2 as published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but
  13. * WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  15. * General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
  20. * 02110-1301 USA
  21. */
  22. #include <linux/compiler.h>
  23. #include <linux/err.h>
  24. #include <linux/ioport.h>
  25. #include <linux/io.h>
  26. #include <linux/gpio.h>
  27. #include <linux/clk.h>
  28. #include <linux/device.h>
  29. #include <linux/platform_device.h>
  30. #include <linux/dma-mapping.h>
  31. #include <linux/dmaengine.h>
  32. #include <linux/delay.h>
  33. #include <linux/seq_file.h>
  34. #include <linux/scatterlist.h>
  35. #include <linux/interrupt.h>
  36. #include <linux/spinlock.h>
  37. #include <linux/debugfs.h>
  38. #include <linux/pm_runtime.h>
  39. #include <linux/of_platform.h>
  40. #include <linux/hsi/hsi.h>
  41. #include <linux/idr.h>
  42. #include "omap_ssi_regs.h"
  43. #include "omap_ssi.h"
  44. /* For automatically allocated device IDs */
  45. static DEFINE_IDA(platform_omap_ssi_ida);
  46. #ifdef CONFIG_DEBUG_FS
  47. static int ssi_debug_show(struct seq_file *m, void *p __maybe_unused)
  48. {
  49. struct hsi_controller *ssi = m->private;
  50. struct omap_ssi_controller *omap_ssi = hsi_controller_drvdata(ssi);
  51. void __iomem *sys = omap_ssi->sys;
  52. pm_runtime_get_sync(ssi->device.parent);
  53. seq_printf(m, "REVISION\t: 0x%08x\n", readl(sys + SSI_REVISION_REG));
  54. seq_printf(m, "SYSCONFIG\t: 0x%08x\n", readl(sys + SSI_SYSCONFIG_REG));
  55. seq_printf(m, "SYSSTATUS\t: 0x%08x\n", readl(sys + SSI_SYSSTATUS_REG));
  56. pm_runtime_put_sync(ssi->device.parent);
  57. return 0;
  58. }
  59. static int ssi_debug_gdd_show(struct seq_file *m, void *p __maybe_unused)
  60. {
  61. struct hsi_controller *ssi = m->private;
  62. struct omap_ssi_controller *omap_ssi = hsi_controller_drvdata(ssi);
  63. void __iomem *gdd = omap_ssi->gdd;
  64. void __iomem *sys = omap_ssi->sys;
  65. int lch;
  66. pm_runtime_get_sync(ssi->device.parent);
  67. seq_printf(m, "GDD_MPU_STATUS\t: 0x%08x\n",
  68. readl(sys + SSI_GDD_MPU_IRQ_STATUS_REG));
  69. seq_printf(m, "GDD_MPU_ENABLE\t: 0x%08x\n\n",
  70. readl(sys + SSI_GDD_MPU_IRQ_ENABLE_REG));
  71. seq_printf(m, "HW_ID\t\t: 0x%08x\n",
  72. readl(gdd + SSI_GDD_HW_ID_REG));
  73. seq_printf(m, "PPORT_ID\t: 0x%08x\n",
  74. readl(gdd + SSI_GDD_PPORT_ID_REG));
  75. seq_printf(m, "MPORT_ID\t: 0x%08x\n",
  76. readl(gdd + SSI_GDD_MPORT_ID_REG));
  77. seq_printf(m, "TEST\t\t: 0x%08x\n",
  78. readl(gdd + SSI_GDD_TEST_REG));
  79. seq_printf(m, "GCR\t\t: 0x%08x\n",
  80. readl(gdd + SSI_GDD_GCR_REG));
  81. for (lch = 0; lch < SSI_MAX_GDD_LCH; lch++) {
  82. seq_printf(m, "\nGDD LCH %d\n=========\n", lch);
  83. seq_printf(m, "CSDP\t\t: 0x%04x\n",
  84. readw(gdd + SSI_GDD_CSDP_REG(lch)));
  85. seq_printf(m, "CCR\t\t: 0x%04x\n",
  86. readw(gdd + SSI_GDD_CCR_REG(lch)));
  87. seq_printf(m, "CICR\t\t: 0x%04x\n",
  88. readw(gdd + SSI_GDD_CICR_REG(lch)));
  89. seq_printf(m, "CSR\t\t: 0x%04x\n",
  90. readw(gdd + SSI_GDD_CSR_REG(lch)));
  91. seq_printf(m, "CSSA\t\t: 0x%08x\n",
  92. readl(gdd + SSI_GDD_CSSA_REG(lch)));
  93. seq_printf(m, "CDSA\t\t: 0x%08x\n",
  94. readl(gdd + SSI_GDD_CDSA_REG(lch)));
  95. seq_printf(m, "CEN\t\t: 0x%04x\n",
  96. readw(gdd + SSI_GDD_CEN_REG(lch)));
  97. seq_printf(m, "CSAC\t\t: 0x%04x\n",
  98. readw(gdd + SSI_GDD_CSAC_REG(lch)));
  99. seq_printf(m, "CDAC\t\t: 0x%04x\n",
  100. readw(gdd + SSI_GDD_CDAC_REG(lch)));
  101. seq_printf(m, "CLNK_CTRL\t: 0x%04x\n",
  102. readw(gdd + SSI_GDD_CLNK_CTRL_REG(lch)));
  103. }
  104. pm_runtime_put_sync(ssi->device.parent);
  105. return 0;
  106. }
  107. static int ssi_regs_open(struct inode *inode, struct file *file)
  108. {
  109. return single_open(file, ssi_debug_show, inode->i_private);
  110. }
  111. static int ssi_gdd_regs_open(struct inode *inode, struct file *file)
  112. {
  113. return single_open(file, ssi_debug_gdd_show, inode->i_private);
  114. }
  115. static const struct file_operations ssi_regs_fops = {
  116. .open = ssi_regs_open,
  117. .read = seq_read,
  118. .llseek = seq_lseek,
  119. .release = single_release,
  120. };
  121. static const struct file_operations ssi_gdd_regs_fops = {
  122. .open = ssi_gdd_regs_open,
  123. .read = seq_read,
  124. .llseek = seq_lseek,
  125. .release = single_release,
  126. };
  127. static int __init ssi_debug_add_ctrl(struct hsi_controller *ssi)
  128. {
  129. struct omap_ssi_controller *omap_ssi = hsi_controller_drvdata(ssi);
  130. struct dentry *dir;
  131. /* SSI controller */
  132. omap_ssi->dir = debugfs_create_dir(dev_name(&ssi->device), NULL);
  133. if (!omap_ssi->dir)
  134. return -ENOMEM;
  135. debugfs_create_file("regs", S_IRUGO, omap_ssi->dir, ssi,
  136. &ssi_regs_fops);
  137. /* SSI GDD (DMA) */
  138. dir = debugfs_create_dir("gdd", omap_ssi->dir);
  139. if (!dir)
  140. goto rback;
  141. debugfs_create_file("regs", S_IRUGO, dir, ssi, &ssi_gdd_regs_fops);
  142. return 0;
  143. rback:
  144. debugfs_remove_recursive(omap_ssi->dir);
  145. return -ENOMEM;
  146. }
  147. static void ssi_debug_remove_ctrl(struct hsi_controller *ssi)
  148. {
  149. struct omap_ssi_controller *omap_ssi = hsi_controller_drvdata(ssi);
  150. debugfs_remove_recursive(omap_ssi->dir);
  151. }
  152. #endif /* CONFIG_DEBUG_FS */
  153. /*
  154. * FIXME: Horrible HACK needed until we remove the useless wakeline test
  155. * in the CMT. To be removed !!!!
  156. */
  157. void ssi_waketest(struct hsi_client *cl, unsigned int enable)
  158. {
  159. struct hsi_port *port = hsi_get_port(cl);
  160. struct omap_ssi_port *omap_port = hsi_port_drvdata(port);
  161. struct hsi_controller *ssi = to_hsi_controller(port->device.parent);
  162. struct omap_ssi_controller *omap_ssi = hsi_controller_drvdata(ssi);
  163. omap_port->wktest = !!enable;
  164. if (omap_port->wktest) {
  165. pm_runtime_get_sync(ssi->device.parent);
  166. writel_relaxed(SSI_WAKE(0),
  167. omap_ssi->sys + SSI_SET_WAKE_REG(port->num));
  168. } else {
  169. writel_relaxed(SSI_WAKE(0),
  170. omap_ssi->sys + SSI_CLEAR_WAKE_REG(port->num));
  171. pm_runtime_put_sync(ssi->device.parent);
  172. }
  173. }
  174. EXPORT_SYMBOL_GPL(ssi_waketest);
  175. static void ssi_gdd_complete(struct hsi_controller *ssi, unsigned int lch)
  176. {
  177. struct omap_ssi_controller *omap_ssi = hsi_controller_drvdata(ssi);
  178. struct hsi_msg *msg = omap_ssi->gdd_trn[lch].msg;
  179. struct hsi_port *port = to_hsi_port(msg->cl->device.parent);
  180. struct omap_ssi_port *omap_port = hsi_port_drvdata(port);
  181. unsigned int dir;
  182. u32 csr;
  183. u32 val;
  184. spin_lock(&omap_ssi->lock);
  185. val = readl(omap_ssi->sys + SSI_GDD_MPU_IRQ_ENABLE_REG);
  186. val &= ~SSI_GDD_LCH(lch);
  187. writel_relaxed(val, omap_ssi->sys + SSI_GDD_MPU_IRQ_ENABLE_REG);
  188. if (msg->ttype == HSI_MSG_READ) {
  189. dir = DMA_FROM_DEVICE;
  190. val = SSI_DATAAVAILABLE(msg->channel);
  191. pm_runtime_put_sync(ssi->device.parent);
  192. } else {
  193. dir = DMA_TO_DEVICE;
  194. val = SSI_DATAACCEPT(msg->channel);
  195. /* Keep clocks reference for write pio event */
  196. }
  197. dma_unmap_sg(&ssi->device, msg->sgt.sgl, msg->sgt.nents, dir);
  198. csr = readw(omap_ssi->gdd + SSI_GDD_CSR_REG(lch));
  199. omap_ssi->gdd_trn[lch].msg = NULL; /* release GDD lch */
  200. dev_dbg(&port->device, "DMA completed ch %d ttype %d\n",
  201. msg->channel, msg->ttype);
  202. spin_unlock(&omap_ssi->lock);
  203. if (csr & SSI_CSR_TOUR) { /* Timeout error */
  204. msg->status = HSI_STATUS_ERROR;
  205. msg->actual_len = 0;
  206. spin_lock(&omap_port->lock);
  207. list_del(&msg->link); /* Dequeue msg */
  208. spin_unlock(&omap_port->lock);
  209. msg->complete(msg);
  210. return;
  211. }
  212. spin_lock(&omap_port->lock);
  213. val |= readl(omap_ssi->sys + SSI_MPU_ENABLE_REG(port->num, 0));
  214. writel_relaxed(val, omap_ssi->sys + SSI_MPU_ENABLE_REG(port->num, 0));
  215. spin_unlock(&omap_port->lock);
  216. msg->status = HSI_STATUS_COMPLETED;
  217. msg->actual_len = sg_dma_len(msg->sgt.sgl);
  218. }
  219. static void ssi_gdd_tasklet(unsigned long dev)
  220. {
  221. struct hsi_controller *ssi = (struct hsi_controller *)dev;
  222. struct omap_ssi_controller *omap_ssi = hsi_controller_drvdata(ssi);
  223. void __iomem *sys = omap_ssi->sys;
  224. unsigned int lch;
  225. u32 status_reg;
  226. pm_runtime_get_sync(ssi->device.parent);
  227. status_reg = readl(sys + SSI_GDD_MPU_IRQ_STATUS_REG);
  228. for (lch = 0; lch < SSI_MAX_GDD_LCH; lch++) {
  229. if (status_reg & SSI_GDD_LCH(lch))
  230. ssi_gdd_complete(ssi, lch);
  231. }
  232. writel_relaxed(status_reg, sys + SSI_GDD_MPU_IRQ_STATUS_REG);
  233. status_reg = readl(sys + SSI_GDD_MPU_IRQ_STATUS_REG);
  234. pm_runtime_put_sync(ssi->device.parent);
  235. if (status_reg)
  236. tasklet_hi_schedule(&omap_ssi->gdd_tasklet);
  237. else
  238. enable_irq(omap_ssi->gdd_irq);
  239. }
  240. static irqreturn_t ssi_gdd_isr(int irq, void *ssi)
  241. {
  242. struct omap_ssi_controller *omap_ssi = hsi_controller_drvdata(ssi);
  243. tasklet_hi_schedule(&omap_ssi->gdd_tasklet);
  244. disable_irq_nosync(irq);
  245. return IRQ_HANDLED;
  246. }
  247. static unsigned long ssi_get_clk_rate(struct hsi_controller *ssi)
  248. {
  249. struct omap_ssi_controller *omap_ssi = hsi_controller_drvdata(ssi);
  250. unsigned long rate = clk_get_rate(omap_ssi->fck);
  251. return rate;
  252. }
  253. static int __init ssi_get_iomem(struct platform_device *pd,
  254. const char *name, void __iomem **pbase, dma_addr_t *phy)
  255. {
  256. struct resource *mem;
  257. void __iomem *base;
  258. struct hsi_controller *ssi = platform_get_drvdata(pd);
  259. mem = platform_get_resource_byname(pd, IORESOURCE_MEM, name);
  260. base = devm_ioremap_resource(&ssi->device, mem);
  261. if (IS_ERR(base))
  262. return PTR_ERR(base);
  263. *pbase = base;
  264. if (phy)
  265. *phy = mem->start;
  266. return 0;
  267. }
  268. static int __init ssi_add_controller(struct hsi_controller *ssi,
  269. struct platform_device *pd)
  270. {
  271. struct omap_ssi_controller *omap_ssi;
  272. int err;
  273. omap_ssi = devm_kzalloc(&ssi->device, sizeof(*omap_ssi), GFP_KERNEL);
  274. if (!omap_ssi) {
  275. dev_err(&pd->dev, "not enough memory for omap ssi\n");
  276. return -ENOMEM;
  277. }
  278. err = ida_simple_get(&platform_omap_ssi_ida, 0, 0, GFP_KERNEL);
  279. if (err < 0)
  280. goto out_err;
  281. ssi->id = err;
  282. ssi->owner = THIS_MODULE;
  283. ssi->device.parent = &pd->dev;
  284. dev_set_name(&ssi->device, "ssi%d", ssi->id);
  285. hsi_controller_set_drvdata(ssi, omap_ssi);
  286. omap_ssi->dev = &ssi->device;
  287. err = ssi_get_iomem(pd, "sys", &omap_ssi->sys, NULL);
  288. if (err < 0)
  289. goto out_err;
  290. err = ssi_get_iomem(pd, "gdd", &omap_ssi->gdd, NULL);
  291. if (err < 0)
  292. goto out_err;
  293. err = platform_get_irq_byname(pd, "gdd_mpu");
  294. if (err < 0) {
  295. dev_err(&pd->dev, "GDD IRQ resource missing\n");
  296. goto out_err;
  297. }
  298. omap_ssi->gdd_irq = err;
  299. tasklet_init(&omap_ssi->gdd_tasklet, ssi_gdd_tasklet,
  300. (unsigned long)ssi);
  301. err = devm_request_irq(&ssi->device, omap_ssi->gdd_irq, ssi_gdd_isr,
  302. 0, "gdd_mpu", ssi);
  303. if (err < 0) {
  304. dev_err(&ssi->device, "Request GDD IRQ %d failed (%d)",
  305. omap_ssi->gdd_irq, err);
  306. goto out_err;
  307. }
  308. omap_ssi->port = devm_kzalloc(&ssi->device,
  309. sizeof(struct omap_ssi_port *) * ssi->num_ports, GFP_KERNEL);
  310. if (!omap_ssi->port) {
  311. err = -ENOMEM;
  312. goto out_err;
  313. }
  314. omap_ssi->fck = devm_clk_get(&ssi->device, "ssi_ssr_fck");
  315. if (IS_ERR(omap_ssi->fck)) {
  316. dev_err(&pd->dev, "Could not acquire clock \"ssi_ssr_fck\": %li\n",
  317. PTR_ERR(omap_ssi->fck));
  318. err = -ENODEV;
  319. goto out_err;
  320. }
  321. /* TODO: find register, which can be used to detect context loss */
  322. omap_ssi->get_loss = NULL;
  323. omap_ssi->max_speed = UINT_MAX;
  324. spin_lock_init(&omap_ssi->lock);
  325. err = hsi_register_controller(ssi);
  326. if (err < 0)
  327. goto out_err;
  328. return 0;
  329. out_err:
  330. ida_simple_remove(&platform_omap_ssi_ida, ssi->id);
  331. return err;
  332. }
  333. static int __init ssi_hw_init(struct hsi_controller *ssi)
  334. {
  335. struct omap_ssi_controller *omap_ssi = hsi_controller_drvdata(ssi);
  336. unsigned int i;
  337. u32 val;
  338. int err;
  339. err = pm_runtime_get_sync(ssi->device.parent);
  340. if (err < 0) {
  341. dev_err(&ssi->device, "runtime PM failed %d\n", err);
  342. return err;
  343. }
  344. /* Reseting SSI controller */
  345. writel_relaxed(SSI_SOFTRESET, omap_ssi->sys + SSI_SYSCONFIG_REG);
  346. val = readl(omap_ssi->sys + SSI_SYSSTATUS_REG);
  347. for (i = 0; ((i < 20) && !(val & SSI_RESETDONE)); i++) {
  348. msleep(20);
  349. val = readl(omap_ssi->sys + SSI_SYSSTATUS_REG);
  350. }
  351. if (!(val & SSI_RESETDONE)) {
  352. dev_err(&ssi->device, "SSI HW reset failed\n");
  353. pm_runtime_put_sync(ssi->device.parent);
  354. return -EIO;
  355. }
  356. /* Reseting GDD */
  357. writel_relaxed(SSI_SWRESET, omap_ssi->gdd + SSI_GDD_GRST_REG);
  358. /* Get FCK rate in KHz */
  359. omap_ssi->fck_rate = DIV_ROUND_CLOSEST(ssi_get_clk_rate(ssi), 1000);
  360. dev_dbg(&ssi->device, "SSI fck rate %lu KHz\n", omap_ssi->fck_rate);
  361. /* Set default PM settings */
  362. val = SSI_AUTOIDLE | SSI_SIDLEMODE_SMART | SSI_MIDLEMODE_SMART;
  363. writel_relaxed(val, omap_ssi->sys + SSI_SYSCONFIG_REG);
  364. omap_ssi->sysconfig = val;
  365. writel_relaxed(SSI_CLK_AUTOGATING_ON, omap_ssi->sys + SSI_GDD_GCR_REG);
  366. omap_ssi->gdd_gcr = SSI_CLK_AUTOGATING_ON;
  367. pm_runtime_put_sync(ssi->device.parent);
  368. return 0;
  369. }
  370. static void ssi_remove_controller(struct hsi_controller *ssi)
  371. {
  372. struct omap_ssi_controller *omap_ssi = hsi_controller_drvdata(ssi);
  373. int id = ssi->id;
  374. tasklet_kill(&omap_ssi->gdd_tasklet);
  375. hsi_unregister_controller(ssi);
  376. ida_simple_remove(&platform_omap_ssi_ida, id);
  377. }
  378. static inline int ssi_of_get_available_ports_count(const struct device_node *np)
  379. {
  380. struct device_node *child;
  381. int num = 0;
  382. for_each_available_child_of_node(np, child)
  383. if (of_device_is_compatible(child, "ti,omap3-ssi-port"))
  384. num++;
  385. return num;
  386. }
  387. static int ssi_remove_ports(struct device *dev, void *c)
  388. {
  389. struct platform_device *pdev = to_platform_device(dev);
  390. of_device_unregister(pdev);
  391. return 0;
  392. }
  393. static int __init ssi_probe(struct platform_device *pd)
  394. {
  395. struct platform_device *childpdev;
  396. struct device_node *np = pd->dev.of_node;
  397. struct device_node *child;
  398. struct hsi_controller *ssi;
  399. int err;
  400. int num_ports;
  401. if (!np) {
  402. dev_err(&pd->dev, "missing device tree data\n");
  403. return -EINVAL;
  404. }
  405. num_ports = ssi_of_get_available_ports_count(np);
  406. ssi = hsi_alloc_controller(num_ports, GFP_KERNEL);
  407. if (!ssi) {
  408. dev_err(&pd->dev, "No memory for controller\n");
  409. return -ENOMEM;
  410. }
  411. platform_set_drvdata(pd, ssi);
  412. err = ssi_add_controller(ssi, pd);
  413. if (err < 0)
  414. goto out1;
  415. pm_runtime_irq_safe(&pd->dev);
  416. pm_runtime_enable(&pd->dev);
  417. err = ssi_hw_init(ssi);
  418. if (err < 0)
  419. goto out2;
  420. #ifdef CONFIG_DEBUG_FS
  421. err = ssi_debug_add_ctrl(ssi);
  422. if (err < 0)
  423. goto out2;
  424. #endif
  425. for_each_available_child_of_node(np, child) {
  426. if (!of_device_is_compatible(child, "ti,omap3-ssi-port"))
  427. continue;
  428. childpdev = of_platform_device_create(child, NULL, &pd->dev);
  429. if (!childpdev) {
  430. err = -ENODEV;
  431. dev_err(&pd->dev, "failed to create ssi controller port\n");
  432. goto out3;
  433. }
  434. }
  435. dev_info(&pd->dev, "ssi controller %d initialized (%d ports)!\n",
  436. ssi->id, num_ports);
  437. return err;
  438. out3:
  439. device_for_each_child(&pd->dev, NULL, ssi_remove_ports);
  440. out2:
  441. ssi_remove_controller(ssi);
  442. out1:
  443. platform_set_drvdata(pd, NULL);
  444. pm_runtime_disable(&pd->dev);
  445. return err;
  446. }
  447. static int __exit ssi_remove(struct platform_device *pd)
  448. {
  449. struct hsi_controller *ssi = platform_get_drvdata(pd);
  450. #ifdef CONFIG_DEBUG_FS
  451. ssi_debug_remove_ctrl(ssi);
  452. #endif
  453. ssi_remove_controller(ssi);
  454. platform_set_drvdata(pd, NULL);
  455. pm_runtime_disable(&pd->dev);
  456. /* cleanup of of_platform_populate() call */
  457. device_for_each_child(&pd->dev, NULL, ssi_remove_ports);
  458. return 0;
  459. }
  460. #ifdef CONFIG_PM
  461. static int omap_ssi_runtime_suspend(struct device *dev)
  462. {
  463. struct hsi_controller *ssi = dev_get_drvdata(dev);
  464. struct omap_ssi_controller *omap_ssi = hsi_controller_drvdata(ssi);
  465. dev_dbg(dev, "runtime suspend!\n");
  466. if (omap_ssi->get_loss)
  467. omap_ssi->loss_count =
  468. omap_ssi->get_loss(ssi->device.parent);
  469. return 0;
  470. }
  471. static int omap_ssi_runtime_resume(struct device *dev)
  472. {
  473. struct hsi_controller *ssi = dev_get_drvdata(dev);
  474. struct omap_ssi_controller *omap_ssi = hsi_controller_drvdata(ssi);
  475. dev_dbg(dev, "runtime resume!\n");
  476. if ((omap_ssi->get_loss) && (omap_ssi->loss_count ==
  477. omap_ssi->get_loss(ssi->device.parent)))
  478. return 0;
  479. writel_relaxed(omap_ssi->gdd_gcr, omap_ssi->gdd + SSI_GDD_GCR_REG);
  480. return 0;
  481. }
  482. static const struct dev_pm_ops omap_ssi_pm_ops = {
  483. SET_RUNTIME_PM_OPS(omap_ssi_runtime_suspend, omap_ssi_runtime_resume,
  484. NULL)
  485. };
  486. #define DEV_PM_OPS (&omap_ssi_pm_ops)
  487. #else
  488. #define DEV_PM_OPS NULL
  489. #endif
  490. #ifdef CONFIG_OF
  491. static const struct of_device_id omap_ssi_of_match[] = {
  492. { .compatible = "ti,omap3-ssi", },
  493. {},
  494. };
  495. MODULE_DEVICE_TABLE(of, omap_ssi_of_match);
  496. #else
  497. #define omap_ssi_of_match NULL
  498. #endif
  499. static struct platform_driver ssi_pdriver = {
  500. .remove = __exit_p(ssi_remove),
  501. .driver = {
  502. .name = "omap_ssi",
  503. .pm = DEV_PM_OPS,
  504. .of_match_table = omap_ssi_of_match,
  505. },
  506. };
  507. module_platform_driver_probe(ssi_pdriver, ssi_probe);
  508. MODULE_ALIAS("platform:omap_ssi");
  509. MODULE_AUTHOR("Carlos Chinea <carlos.chinea@nokia.com>");
  510. MODULE_AUTHOR("Sebastian Reichel <sre@kernel.org>");
  511. MODULE_DESCRIPTION("Synchronous Serial Interface Driver");
  512. MODULE_LICENSE("GPL v2");