tegra20-medcom-wide.dts 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130
  1. /dts-v1/;
  2. #include "tegra20-tamonten.dtsi"
  3. / {
  4. model = "Avionic Design Medcom-Wide board";
  5. compatible = "ad,medcom-wide", "ad,tamonten", "nvidia,tegra20";
  6. aliases {
  7. serial0 = &uartd;
  8. };
  9. pwm@7000a000 {
  10. status = "okay";
  11. };
  12. host1x@50000000 {
  13. dc@54200000 {
  14. rgb {
  15. status = "okay";
  16. nvidia,panel = <&panel>;
  17. };
  18. };
  19. };
  20. i2c@7000c000 {
  21. wm8903: wm8903@1a {
  22. compatible = "wlf,wm8903";
  23. reg = <0x1a>;
  24. interrupt-parent = <&gpio>;
  25. interrupts = <TEGRA_GPIO(X, 3) IRQ_TYPE_LEVEL_HIGH>;
  26. gpio-controller;
  27. #gpio-cells = <2>;
  28. micdet-cfg = <0>;
  29. micdet-delay = <100>;
  30. gpio-cfg = <0xffffffff
  31. 0xffffffff
  32. 0
  33. 0xffffffff
  34. 0xffffffff>;
  35. };
  36. };
  37. backlight: backlight {
  38. compatible = "pwm-backlight";
  39. pwms = <&pwm 0 5000000>;
  40. brightness-levels = <0 4 8 16 32 64 128 255>;
  41. default-brightness-level = <6>;
  42. };
  43. panel: panel {
  44. compatible = "innolux,n156bge-l21", "simple-panel";
  45. power-supply = <&vdd_1v8_reg>, <&vdd_3v3_reg>;
  46. enable-gpios = <&gpio TEGRA_GPIO(B, 2) GPIO_ACTIVE_HIGH>;
  47. backlight = <&backlight>;
  48. };
  49. sound {
  50. compatible = "ad,tegra-audio-wm8903-medcom-wide",
  51. "nvidia,tegra-audio-wm8903";
  52. nvidia,model = "Avionic Design Medcom-Wide";
  53. nvidia,audio-routing =
  54. "Headphone Jack", "HPOUTR",
  55. "Headphone Jack", "HPOUTL",
  56. "Int Spk", "ROP",
  57. "Int Spk", "RON",
  58. "Int Spk", "LOP",
  59. "Int Spk", "LON",
  60. "Mic Jack", "MICBIAS",
  61. "IN1L", "Mic Jack";
  62. nvidia,i2s-controller = <&tegra_i2s1>;
  63. nvidia,audio-codec = <&wm8903>;
  64. nvidia,spkr-en-gpios = <&wm8903 2 GPIO_ACTIVE_HIGH>;
  65. nvidia,hp-det-gpios = <&gpio TEGRA_GPIO(W, 2) GPIO_ACTIVE_HIGH>;
  66. clocks = <&tegra_car TEGRA20_CLK_PLL_A>,
  67. <&tegra_car TEGRA20_CLK_PLL_A_OUT0>,
  68. <&tegra_car TEGRA20_CLK_CDEV1>;
  69. clock-names = "pll_a", "pll_a_out0", "mclk";
  70. };
  71. regulators {
  72. vcc_24v_reg: regulator@100 {
  73. compatible = "regulator-fixed";
  74. reg = <100>;
  75. regulator-name = "vcc_24v";
  76. regulator-min-microvolt = <24000000>;
  77. regulator-max-microvolt = <24000000>;
  78. regulator-always-on;
  79. };
  80. vdd_5v0_reg: regulator@101 {
  81. compatible = "regulator-fixed";
  82. reg = <101>;
  83. regulator-name = "vdd_5v0";
  84. vin-supply = <&vcc_24v_reg>;
  85. regulator-min-microvolt = <5000000>;
  86. regulator-max-microvolt = <5000000>;
  87. regulator-always-on;
  88. };
  89. vdd_3v3_reg: regulator@102 {
  90. compatible = "regulator-fixed";
  91. reg = <102>;
  92. regulator-name = "vdd_3v3";
  93. vin-supply = <&vcc_24v_reg>;
  94. regulator-min-microvolt = <3300000>;
  95. regulator-max-microvolt = <3300000>;
  96. regulator-always-on;
  97. };
  98. vdd_1v8_reg: regulator@103 {
  99. compatible = "regulator-fixed";
  100. reg = <103>;
  101. regulator-name = "vdd_1v8";
  102. vin-supply = <&vdd_3v3_reg>;
  103. regulator-min-microvolt = <1800000>;
  104. regulator-max-microvolt = <1800000>;
  105. regulator-always-on;
  106. };
  107. };
  108. };