intel_panel.c 41 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386
  1. /*
  2. * Copyright © 2006-2010 Intel Corporation
  3. * Copyright (c) 2006 Dave Airlie <airlied@linux.ie>
  4. *
  5. * Permission is hereby granted, free of charge, to any person obtaining a
  6. * copy of this software and associated documentation files (the "Software"),
  7. * to deal in the Software without restriction, including without limitation
  8. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  9. * and/or sell copies of the Software, and to permit persons to whom the
  10. * Software is furnished to do so, subject to the following conditions:
  11. *
  12. * The above copyright notice and this permission notice (including the next
  13. * paragraph) shall be included in all copies or substantial portions of the
  14. * Software.
  15. *
  16. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  17. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  18. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  19. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  20. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  21. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  22. * DEALINGS IN THE SOFTWARE.
  23. *
  24. * Authors:
  25. * Eric Anholt <eric@anholt.net>
  26. * Dave Airlie <airlied@linux.ie>
  27. * Jesse Barnes <jesse.barnes@intel.com>
  28. * Chris Wilson <chris@chris-wilson.co.uk>
  29. */
  30. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  31. #include <linux/moduleparam.h>
  32. #include "intel_drv.h"
  33. void
  34. intel_fixed_panel_mode(const struct drm_display_mode *fixed_mode,
  35. struct drm_display_mode *adjusted_mode)
  36. {
  37. drm_mode_copy(adjusted_mode, fixed_mode);
  38. drm_mode_set_crtcinfo(adjusted_mode, 0);
  39. }
  40. /**
  41. * intel_find_panel_downclock - find the reduced downclock for LVDS in EDID
  42. * @dev: drm device
  43. * @fixed_mode : panel native mode
  44. * @connector: LVDS/eDP connector
  45. *
  46. * Return downclock_avail
  47. * Find the reduced downclock for LVDS/eDP in EDID.
  48. */
  49. struct drm_display_mode *
  50. intel_find_panel_downclock(struct drm_device *dev,
  51. struct drm_display_mode *fixed_mode,
  52. struct drm_connector *connector)
  53. {
  54. struct drm_display_mode *scan, *tmp_mode;
  55. int temp_downclock;
  56. temp_downclock = fixed_mode->clock;
  57. tmp_mode = NULL;
  58. list_for_each_entry(scan, &connector->probed_modes, head) {
  59. /*
  60. * If one mode has the same resolution with the fixed_panel
  61. * mode while they have the different refresh rate, it means
  62. * that the reduced downclock is found. In such
  63. * case we can set the different FPx0/1 to dynamically select
  64. * between low and high frequency.
  65. */
  66. if (scan->hdisplay == fixed_mode->hdisplay &&
  67. scan->hsync_start == fixed_mode->hsync_start &&
  68. scan->hsync_end == fixed_mode->hsync_end &&
  69. scan->htotal == fixed_mode->htotal &&
  70. scan->vdisplay == fixed_mode->vdisplay &&
  71. scan->vsync_start == fixed_mode->vsync_start &&
  72. scan->vsync_end == fixed_mode->vsync_end &&
  73. scan->vtotal == fixed_mode->vtotal) {
  74. if (scan->clock < temp_downclock) {
  75. /*
  76. * The downclock is already found. But we
  77. * expect to find the lower downclock.
  78. */
  79. temp_downclock = scan->clock;
  80. tmp_mode = scan;
  81. }
  82. }
  83. }
  84. if (temp_downclock < fixed_mode->clock)
  85. return drm_mode_duplicate(dev, tmp_mode);
  86. else
  87. return NULL;
  88. }
  89. /* adjusted_mode has been preset to be the panel's fixed mode */
  90. void
  91. intel_pch_panel_fitting(struct intel_crtc *intel_crtc,
  92. struct intel_crtc_config *pipe_config,
  93. int fitting_mode)
  94. {
  95. struct drm_display_mode *adjusted_mode;
  96. int x, y, width, height;
  97. adjusted_mode = &pipe_config->adjusted_mode;
  98. x = y = width = height = 0;
  99. /* Native modes don't need fitting */
  100. if (adjusted_mode->hdisplay == pipe_config->pipe_src_w &&
  101. adjusted_mode->vdisplay == pipe_config->pipe_src_h)
  102. goto done;
  103. switch (fitting_mode) {
  104. case DRM_MODE_SCALE_CENTER:
  105. width = pipe_config->pipe_src_w;
  106. height = pipe_config->pipe_src_h;
  107. x = (adjusted_mode->hdisplay - width + 1)/2;
  108. y = (adjusted_mode->vdisplay - height + 1)/2;
  109. break;
  110. case DRM_MODE_SCALE_ASPECT:
  111. /* Scale but preserve the aspect ratio */
  112. {
  113. u32 scaled_width = adjusted_mode->hdisplay
  114. * pipe_config->pipe_src_h;
  115. u32 scaled_height = pipe_config->pipe_src_w
  116. * adjusted_mode->vdisplay;
  117. if (scaled_width > scaled_height) { /* pillar */
  118. width = scaled_height / pipe_config->pipe_src_h;
  119. if (width & 1)
  120. width++;
  121. x = (adjusted_mode->hdisplay - width + 1) / 2;
  122. y = 0;
  123. height = adjusted_mode->vdisplay;
  124. } else if (scaled_width < scaled_height) { /* letter */
  125. height = scaled_width / pipe_config->pipe_src_w;
  126. if (height & 1)
  127. height++;
  128. y = (adjusted_mode->vdisplay - height + 1) / 2;
  129. x = 0;
  130. width = adjusted_mode->hdisplay;
  131. } else {
  132. x = y = 0;
  133. width = adjusted_mode->hdisplay;
  134. height = adjusted_mode->vdisplay;
  135. }
  136. }
  137. break;
  138. case DRM_MODE_SCALE_FULLSCREEN:
  139. x = y = 0;
  140. width = adjusted_mode->hdisplay;
  141. height = adjusted_mode->vdisplay;
  142. break;
  143. default:
  144. WARN(1, "bad panel fit mode: %d\n", fitting_mode);
  145. return;
  146. }
  147. done:
  148. pipe_config->pch_pfit.pos = (x << 16) | y;
  149. pipe_config->pch_pfit.size = (width << 16) | height;
  150. pipe_config->pch_pfit.enabled = pipe_config->pch_pfit.size != 0;
  151. }
  152. static void
  153. centre_horizontally(struct drm_display_mode *mode,
  154. int width)
  155. {
  156. u32 border, sync_pos, blank_width, sync_width;
  157. /* keep the hsync and hblank widths constant */
  158. sync_width = mode->crtc_hsync_end - mode->crtc_hsync_start;
  159. blank_width = mode->crtc_hblank_end - mode->crtc_hblank_start;
  160. sync_pos = (blank_width - sync_width + 1) / 2;
  161. border = (mode->hdisplay - width + 1) / 2;
  162. border += border & 1; /* make the border even */
  163. mode->crtc_hdisplay = width;
  164. mode->crtc_hblank_start = width + border;
  165. mode->crtc_hblank_end = mode->crtc_hblank_start + blank_width;
  166. mode->crtc_hsync_start = mode->crtc_hblank_start + sync_pos;
  167. mode->crtc_hsync_end = mode->crtc_hsync_start + sync_width;
  168. }
  169. static void
  170. centre_vertically(struct drm_display_mode *mode,
  171. int height)
  172. {
  173. u32 border, sync_pos, blank_width, sync_width;
  174. /* keep the vsync and vblank widths constant */
  175. sync_width = mode->crtc_vsync_end - mode->crtc_vsync_start;
  176. blank_width = mode->crtc_vblank_end - mode->crtc_vblank_start;
  177. sync_pos = (blank_width - sync_width + 1) / 2;
  178. border = (mode->vdisplay - height + 1) / 2;
  179. mode->crtc_vdisplay = height;
  180. mode->crtc_vblank_start = height + border;
  181. mode->crtc_vblank_end = mode->crtc_vblank_start + blank_width;
  182. mode->crtc_vsync_start = mode->crtc_vblank_start + sync_pos;
  183. mode->crtc_vsync_end = mode->crtc_vsync_start + sync_width;
  184. }
  185. static inline u32 panel_fitter_scaling(u32 source, u32 target)
  186. {
  187. /*
  188. * Floating point operation is not supported. So the FACTOR
  189. * is defined, which can avoid the floating point computation
  190. * when calculating the panel ratio.
  191. */
  192. #define ACCURACY 12
  193. #define FACTOR (1 << ACCURACY)
  194. u32 ratio = source * FACTOR / target;
  195. return (FACTOR * ratio + FACTOR/2) / FACTOR;
  196. }
  197. static void i965_scale_aspect(struct intel_crtc_config *pipe_config,
  198. u32 *pfit_control)
  199. {
  200. struct drm_display_mode *adjusted_mode = &pipe_config->adjusted_mode;
  201. u32 scaled_width = adjusted_mode->hdisplay *
  202. pipe_config->pipe_src_h;
  203. u32 scaled_height = pipe_config->pipe_src_w *
  204. adjusted_mode->vdisplay;
  205. /* 965+ is easy, it does everything in hw */
  206. if (scaled_width > scaled_height)
  207. *pfit_control |= PFIT_ENABLE |
  208. PFIT_SCALING_PILLAR;
  209. else if (scaled_width < scaled_height)
  210. *pfit_control |= PFIT_ENABLE |
  211. PFIT_SCALING_LETTER;
  212. else if (adjusted_mode->hdisplay != pipe_config->pipe_src_w)
  213. *pfit_control |= PFIT_ENABLE | PFIT_SCALING_AUTO;
  214. }
  215. static void i9xx_scale_aspect(struct intel_crtc_config *pipe_config,
  216. u32 *pfit_control, u32 *pfit_pgm_ratios,
  217. u32 *border)
  218. {
  219. struct drm_display_mode *adjusted_mode = &pipe_config->adjusted_mode;
  220. u32 scaled_width = adjusted_mode->hdisplay *
  221. pipe_config->pipe_src_h;
  222. u32 scaled_height = pipe_config->pipe_src_w *
  223. adjusted_mode->vdisplay;
  224. u32 bits;
  225. /*
  226. * For earlier chips we have to calculate the scaling
  227. * ratio by hand and program it into the
  228. * PFIT_PGM_RATIO register
  229. */
  230. if (scaled_width > scaled_height) { /* pillar */
  231. centre_horizontally(adjusted_mode,
  232. scaled_height /
  233. pipe_config->pipe_src_h);
  234. *border = LVDS_BORDER_ENABLE;
  235. if (pipe_config->pipe_src_h != adjusted_mode->vdisplay) {
  236. bits = panel_fitter_scaling(pipe_config->pipe_src_h,
  237. adjusted_mode->vdisplay);
  238. *pfit_pgm_ratios |= (bits << PFIT_HORIZ_SCALE_SHIFT |
  239. bits << PFIT_VERT_SCALE_SHIFT);
  240. *pfit_control |= (PFIT_ENABLE |
  241. VERT_INTERP_BILINEAR |
  242. HORIZ_INTERP_BILINEAR);
  243. }
  244. } else if (scaled_width < scaled_height) { /* letter */
  245. centre_vertically(adjusted_mode,
  246. scaled_width /
  247. pipe_config->pipe_src_w);
  248. *border = LVDS_BORDER_ENABLE;
  249. if (pipe_config->pipe_src_w != adjusted_mode->hdisplay) {
  250. bits = panel_fitter_scaling(pipe_config->pipe_src_w,
  251. adjusted_mode->hdisplay);
  252. *pfit_pgm_ratios |= (bits << PFIT_HORIZ_SCALE_SHIFT |
  253. bits << PFIT_VERT_SCALE_SHIFT);
  254. *pfit_control |= (PFIT_ENABLE |
  255. VERT_INTERP_BILINEAR |
  256. HORIZ_INTERP_BILINEAR);
  257. }
  258. } else {
  259. /* Aspects match, Let hw scale both directions */
  260. *pfit_control |= (PFIT_ENABLE |
  261. VERT_AUTO_SCALE | HORIZ_AUTO_SCALE |
  262. VERT_INTERP_BILINEAR |
  263. HORIZ_INTERP_BILINEAR);
  264. }
  265. }
  266. void intel_gmch_panel_fitting(struct intel_crtc *intel_crtc,
  267. struct intel_crtc_config *pipe_config,
  268. int fitting_mode)
  269. {
  270. struct drm_device *dev = intel_crtc->base.dev;
  271. u32 pfit_control = 0, pfit_pgm_ratios = 0, border = 0;
  272. struct drm_display_mode *adjusted_mode;
  273. adjusted_mode = &pipe_config->adjusted_mode;
  274. /* Native modes don't need fitting */
  275. if (adjusted_mode->hdisplay == pipe_config->pipe_src_w &&
  276. adjusted_mode->vdisplay == pipe_config->pipe_src_h)
  277. goto out;
  278. switch (fitting_mode) {
  279. case DRM_MODE_SCALE_CENTER:
  280. /*
  281. * For centered modes, we have to calculate border widths &
  282. * heights and modify the values programmed into the CRTC.
  283. */
  284. centre_horizontally(adjusted_mode, pipe_config->pipe_src_w);
  285. centre_vertically(adjusted_mode, pipe_config->pipe_src_h);
  286. border = LVDS_BORDER_ENABLE;
  287. break;
  288. case DRM_MODE_SCALE_ASPECT:
  289. /* Scale but preserve the aspect ratio */
  290. if (INTEL_INFO(dev)->gen >= 4)
  291. i965_scale_aspect(pipe_config, &pfit_control);
  292. else
  293. i9xx_scale_aspect(pipe_config, &pfit_control,
  294. &pfit_pgm_ratios, &border);
  295. break;
  296. case DRM_MODE_SCALE_FULLSCREEN:
  297. /*
  298. * Full scaling, even if it changes the aspect ratio.
  299. * Fortunately this is all done for us in hw.
  300. */
  301. if (pipe_config->pipe_src_h != adjusted_mode->vdisplay ||
  302. pipe_config->pipe_src_w != adjusted_mode->hdisplay) {
  303. pfit_control |= PFIT_ENABLE;
  304. if (INTEL_INFO(dev)->gen >= 4)
  305. pfit_control |= PFIT_SCALING_AUTO;
  306. else
  307. pfit_control |= (VERT_AUTO_SCALE |
  308. VERT_INTERP_BILINEAR |
  309. HORIZ_AUTO_SCALE |
  310. HORIZ_INTERP_BILINEAR);
  311. }
  312. break;
  313. default:
  314. WARN(1, "bad panel fit mode: %d\n", fitting_mode);
  315. return;
  316. }
  317. /* 965+ wants fuzzy fitting */
  318. /* FIXME: handle multiple panels by failing gracefully */
  319. if (INTEL_INFO(dev)->gen >= 4)
  320. pfit_control |= ((intel_crtc->pipe << PFIT_PIPE_SHIFT) |
  321. PFIT_FILTER_FUZZY);
  322. out:
  323. if ((pfit_control & PFIT_ENABLE) == 0) {
  324. pfit_control = 0;
  325. pfit_pgm_ratios = 0;
  326. }
  327. /* Make sure pre-965 set dither correctly for 18bpp panels. */
  328. if (INTEL_INFO(dev)->gen < 4 && pipe_config->pipe_bpp == 18)
  329. pfit_control |= PANEL_8TO6_DITHER_ENABLE;
  330. pipe_config->gmch_pfit.control = pfit_control;
  331. pipe_config->gmch_pfit.pgm_ratios = pfit_pgm_ratios;
  332. pipe_config->gmch_pfit.lvds_border_bits = border;
  333. }
  334. enum drm_connector_status
  335. intel_panel_detect(struct drm_device *dev)
  336. {
  337. struct drm_i915_private *dev_priv = dev->dev_private;
  338. /* Assume that the BIOS does not lie through the OpRegion... */
  339. if (!i915.panel_ignore_lid && dev_priv->opregion.lid_state) {
  340. return ioread32(dev_priv->opregion.lid_state) & 0x1 ?
  341. connector_status_connected :
  342. connector_status_disconnected;
  343. }
  344. switch (i915.panel_ignore_lid) {
  345. case -2:
  346. return connector_status_connected;
  347. case -1:
  348. return connector_status_disconnected;
  349. default:
  350. return connector_status_unknown;
  351. }
  352. }
  353. /**
  354. * scale - scale values from one range to another
  355. *
  356. * @source_val: value in range [@source_min..@source_max]
  357. *
  358. * Return @source_val in range [@source_min..@source_max] scaled to range
  359. * [@target_min..@target_max].
  360. */
  361. static uint32_t scale(uint32_t source_val,
  362. uint32_t source_min, uint32_t source_max,
  363. uint32_t target_min, uint32_t target_max)
  364. {
  365. uint64_t target_val;
  366. WARN_ON(source_min > source_max);
  367. WARN_ON(target_min > target_max);
  368. /* defensive */
  369. source_val = clamp(source_val, source_min, source_max);
  370. /* avoid overflows */
  371. target_val = DIV_ROUND_CLOSEST_ULL((uint64_t)(source_val - source_min) *
  372. (target_max - target_min), source_max - source_min);
  373. target_val += target_min;
  374. return target_val;
  375. }
  376. /* Scale user_level in range [0..user_max] to [hw_min..hw_max]. */
  377. static inline u32 scale_user_to_hw(struct intel_connector *connector,
  378. u32 user_level, u32 user_max)
  379. {
  380. struct intel_panel *panel = &connector->panel;
  381. return scale(user_level, 0, user_max,
  382. panel->backlight.min, panel->backlight.max);
  383. }
  384. /* Scale user_level in range [0..user_max] to [0..hw_max], clamping the result
  385. * to [hw_min..hw_max]. */
  386. static inline u32 clamp_user_to_hw(struct intel_connector *connector,
  387. u32 user_level, u32 user_max)
  388. {
  389. struct intel_panel *panel = &connector->panel;
  390. u32 hw_level;
  391. hw_level = scale(user_level, 0, user_max, 0, panel->backlight.max);
  392. hw_level = clamp(hw_level, panel->backlight.min, panel->backlight.max);
  393. return hw_level;
  394. }
  395. /* Scale hw_level in range [hw_min..hw_max] to [0..user_max]. */
  396. static inline u32 scale_hw_to_user(struct intel_connector *connector,
  397. u32 hw_level, u32 user_max)
  398. {
  399. struct intel_panel *panel = &connector->panel;
  400. return scale(hw_level, panel->backlight.min, panel->backlight.max,
  401. 0, user_max);
  402. }
  403. static u32 intel_panel_compute_brightness(struct intel_connector *connector,
  404. u32 val)
  405. {
  406. struct drm_device *dev = connector->base.dev;
  407. struct drm_i915_private *dev_priv = dev->dev_private;
  408. struct intel_panel *panel = &connector->panel;
  409. WARN_ON(panel->backlight.max == 0);
  410. if (i915.invert_brightness < 0)
  411. return val;
  412. if (i915.invert_brightness > 0 ||
  413. dev_priv->quirks & QUIRK_INVERT_BRIGHTNESS) {
  414. return panel->backlight.max - val;
  415. }
  416. return val;
  417. }
  418. static u32 bdw_get_backlight(struct intel_connector *connector)
  419. {
  420. struct drm_device *dev = connector->base.dev;
  421. struct drm_i915_private *dev_priv = dev->dev_private;
  422. return I915_READ(BLC_PWM_PCH_CTL2) & BACKLIGHT_DUTY_CYCLE_MASK;
  423. }
  424. static u32 pch_get_backlight(struct intel_connector *connector)
  425. {
  426. struct drm_device *dev = connector->base.dev;
  427. struct drm_i915_private *dev_priv = dev->dev_private;
  428. return I915_READ(BLC_PWM_CPU_CTL) & BACKLIGHT_DUTY_CYCLE_MASK;
  429. }
  430. static u32 i9xx_get_backlight(struct intel_connector *connector)
  431. {
  432. struct drm_device *dev = connector->base.dev;
  433. struct drm_i915_private *dev_priv = dev->dev_private;
  434. struct intel_panel *panel = &connector->panel;
  435. u32 val;
  436. val = I915_READ(BLC_PWM_CTL) & BACKLIGHT_DUTY_CYCLE_MASK;
  437. if (INTEL_INFO(dev)->gen < 4)
  438. val >>= 1;
  439. if (panel->backlight.combination_mode) {
  440. u8 lbpc;
  441. pci_read_config_byte(dev->pdev, PCI_LBPC, &lbpc);
  442. val *= lbpc;
  443. }
  444. return val;
  445. }
  446. static u32 _vlv_get_backlight(struct drm_device *dev, enum pipe pipe)
  447. {
  448. struct drm_i915_private *dev_priv = dev->dev_private;
  449. if (WARN_ON(pipe != PIPE_A && pipe != PIPE_B))
  450. return 0;
  451. return I915_READ(VLV_BLC_PWM_CTL(pipe)) & BACKLIGHT_DUTY_CYCLE_MASK;
  452. }
  453. static u32 vlv_get_backlight(struct intel_connector *connector)
  454. {
  455. struct drm_device *dev = connector->base.dev;
  456. enum pipe pipe = intel_get_pipe_from_connector(connector);
  457. return _vlv_get_backlight(dev, pipe);
  458. }
  459. static u32 intel_panel_get_backlight(struct intel_connector *connector)
  460. {
  461. struct drm_device *dev = connector->base.dev;
  462. struct drm_i915_private *dev_priv = dev->dev_private;
  463. struct intel_panel *panel = &connector->panel;
  464. u32 val = 0;
  465. mutex_lock(&dev_priv->backlight_lock);
  466. if (panel->backlight.enabled) {
  467. val = dev_priv->display.get_backlight(connector);
  468. val = intel_panel_compute_brightness(connector, val);
  469. }
  470. mutex_unlock(&dev_priv->backlight_lock);
  471. DRM_DEBUG_DRIVER("get backlight PWM = %d\n", val);
  472. return val;
  473. }
  474. static void bdw_set_backlight(struct intel_connector *connector, u32 level)
  475. {
  476. struct drm_device *dev = connector->base.dev;
  477. struct drm_i915_private *dev_priv = dev->dev_private;
  478. u32 val = I915_READ(BLC_PWM_PCH_CTL2) & ~BACKLIGHT_DUTY_CYCLE_MASK;
  479. I915_WRITE(BLC_PWM_PCH_CTL2, val | level);
  480. }
  481. static void pch_set_backlight(struct intel_connector *connector, u32 level)
  482. {
  483. struct drm_device *dev = connector->base.dev;
  484. struct drm_i915_private *dev_priv = dev->dev_private;
  485. u32 tmp;
  486. tmp = I915_READ(BLC_PWM_CPU_CTL) & ~BACKLIGHT_DUTY_CYCLE_MASK;
  487. I915_WRITE(BLC_PWM_CPU_CTL, tmp | level);
  488. }
  489. static void i9xx_set_backlight(struct intel_connector *connector, u32 level)
  490. {
  491. struct drm_device *dev = connector->base.dev;
  492. struct drm_i915_private *dev_priv = dev->dev_private;
  493. struct intel_panel *panel = &connector->panel;
  494. u32 tmp, mask;
  495. WARN_ON(panel->backlight.max == 0);
  496. if (panel->backlight.combination_mode) {
  497. u8 lbpc;
  498. lbpc = level * 0xfe / panel->backlight.max + 1;
  499. level /= lbpc;
  500. pci_write_config_byte(dev->pdev, PCI_LBPC, lbpc);
  501. }
  502. if (IS_GEN4(dev)) {
  503. mask = BACKLIGHT_DUTY_CYCLE_MASK;
  504. } else {
  505. level <<= 1;
  506. mask = BACKLIGHT_DUTY_CYCLE_MASK_PNV;
  507. }
  508. tmp = I915_READ(BLC_PWM_CTL) & ~mask;
  509. I915_WRITE(BLC_PWM_CTL, tmp | level);
  510. }
  511. static void vlv_set_backlight(struct intel_connector *connector, u32 level)
  512. {
  513. struct drm_device *dev = connector->base.dev;
  514. struct drm_i915_private *dev_priv = dev->dev_private;
  515. enum pipe pipe = intel_get_pipe_from_connector(connector);
  516. u32 tmp;
  517. if (WARN_ON(pipe != PIPE_A && pipe != PIPE_B))
  518. return;
  519. tmp = I915_READ(VLV_BLC_PWM_CTL(pipe)) & ~BACKLIGHT_DUTY_CYCLE_MASK;
  520. I915_WRITE(VLV_BLC_PWM_CTL(pipe), tmp | level);
  521. }
  522. static void
  523. intel_panel_actually_set_backlight(struct intel_connector *connector, u32 level)
  524. {
  525. struct drm_device *dev = connector->base.dev;
  526. struct drm_i915_private *dev_priv = dev->dev_private;
  527. DRM_DEBUG_DRIVER("set backlight PWM = %d\n", level);
  528. level = intel_panel_compute_brightness(connector, level);
  529. dev_priv->display.set_backlight(connector, level);
  530. }
  531. /* set backlight brightness to level in range [0..max], scaling wrt hw min */
  532. static void intel_panel_set_backlight(struct intel_connector *connector,
  533. u32 user_level, u32 user_max)
  534. {
  535. struct drm_device *dev = connector->base.dev;
  536. struct drm_i915_private *dev_priv = dev->dev_private;
  537. struct intel_panel *panel = &connector->panel;
  538. enum pipe pipe = intel_get_pipe_from_connector(connector);
  539. u32 hw_level;
  540. if (!panel->backlight.present || pipe == INVALID_PIPE)
  541. return;
  542. mutex_lock(&dev_priv->backlight_lock);
  543. WARN_ON(panel->backlight.max == 0);
  544. hw_level = scale_user_to_hw(connector, user_level, user_max);
  545. panel->backlight.level = hw_level;
  546. if (panel->backlight.enabled)
  547. intel_panel_actually_set_backlight(connector, hw_level);
  548. mutex_unlock(&dev_priv->backlight_lock);
  549. }
  550. /* set backlight brightness to level in range [0..max], assuming hw min is
  551. * respected.
  552. */
  553. void intel_panel_set_backlight_acpi(struct intel_connector *connector,
  554. u32 user_level, u32 user_max)
  555. {
  556. struct drm_device *dev = connector->base.dev;
  557. struct drm_i915_private *dev_priv = dev->dev_private;
  558. struct intel_panel *panel = &connector->panel;
  559. enum pipe pipe = intel_get_pipe_from_connector(connector);
  560. u32 hw_level;
  561. if (!panel->backlight.present || pipe == INVALID_PIPE)
  562. return;
  563. mutex_lock(&dev_priv->backlight_lock);
  564. WARN_ON(panel->backlight.max == 0);
  565. hw_level = clamp_user_to_hw(connector, user_level, user_max);
  566. panel->backlight.level = hw_level;
  567. if (panel->backlight.device)
  568. panel->backlight.device->props.brightness =
  569. scale_hw_to_user(connector,
  570. panel->backlight.level,
  571. panel->backlight.device->props.max_brightness);
  572. if (panel->backlight.enabled)
  573. intel_panel_actually_set_backlight(connector, hw_level);
  574. mutex_unlock(&dev_priv->backlight_lock);
  575. }
  576. static void pch_disable_backlight(struct intel_connector *connector)
  577. {
  578. struct drm_device *dev = connector->base.dev;
  579. struct drm_i915_private *dev_priv = dev->dev_private;
  580. u32 tmp;
  581. intel_panel_actually_set_backlight(connector, 0);
  582. tmp = I915_READ(BLC_PWM_CPU_CTL2);
  583. I915_WRITE(BLC_PWM_CPU_CTL2, tmp & ~BLM_PWM_ENABLE);
  584. tmp = I915_READ(BLC_PWM_PCH_CTL1);
  585. I915_WRITE(BLC_PWM_PCH_CTL1, tmp & ~BLM_PCH_PWM_ENABLE);
  586. }
  587. static void i9xx_disable_backlight(struct intel_connector *connector)
  588. {
  589. intel_panel_actually_set_backlight(connector, 0);
  590. }
  591. static void i965_disable_backlight(struct intel_connector *connector)
  592. {
  593. struct drm_device *dev = connector->base.dev;
  594. struct drm_i915_private *dev_priv = dev->dev_private;
  595. u32 tmp;
  596. intel_panel_actually_set_backlight(connector, 0);
  597. tmp = I915_READ(BLC_PWM_CTL2);
  598. I915_WRITE(BLC_PWM_CTL2, tmp & ~BLM_PWM_ENABLE);
  599. }
  600. static void vlv_disable_backlight(struct intel_connector *connector)
  601. {
  602. struct drm_device *dev = connector->base.dev;
  603. struct drm_i915_private *dev_priv = dev->dev_private;
  604. enum pipe pipe = intel_get_pipe_from_connector(connector);
  605. u32 tmp;
  606. if (WARN_ON(pipe != PIPE_A && pipe != PIPE_B))
  607. return;
  608. intel_panel_actually_set_backlight(connector, 0);
  609. tmp = I915_READ(VLV_BLC_PWM_CTL2(pipe));
  610. I915_WRITE(VLV_BLC_PWM_CTL2(pipe), tmp & ~BLM_PWM_ENABLE);
  611. }
  612. void intel_panel_disable_backlight(struct intel_connector *connector)
  613. {
  614. struct drm_device *dev = connector->base.dev;
  615. struct drm_i915_private *dev_priv = dev->dev_private;
  616. struct intel_panel *panel = &connector->panel;
  617. enum pipe pipe = intel_get_pipe_from_connector(connector);
  618. if (!panel->backlight.present || pipe == INVALID_PIPE)
  619. return;
  620. /*
  621. * Do not disable backlight on the vgaswitcheroo path. When switching
  622. * away from i915, the other client may depend on i915 to handle the
  623. * backlight. This will leave the backlight on unnecessarily when
  624. * another client is not activated.
  625. */
  626. if (dev->switch_power_state == DRM_SWITCH_POWER_CHANGING) {
  627. DRM_DEBUG_DRIVER("Skipping backlight disable on vga switch\n");
  628. return;
  629. }
  630. mutex_lock(&dev_priv->backlight_lock);
  631. if (panel->backlight.device)
  632. panel->backlight.device->props.power = FB_BLANK_POWERDOWN;
  633. panel->backlight.enabled = false;
  634. dev_priv->display.disable_backlight(connector);
  635. mutex_unlock(&dev_priv->backlight_lock);
  636. }
  637. static void bdw_enable_backlight(struct intel_connector *connector)
  638. {
  639. struct drm_device *dev = connector->base.dev;
  640. struct drm_i915_private *dev_priv = dev->dev_private;
  641. struct intel_panel *panel = &connector->panel;
  642. u32 pch_ctl1, pch_ctl2;
  643. pch_ctl1 = I915_READ(BLC_PWM_PCH_CTL1);
  644. if (pch_ctl1 & BLM_PCH_PWM_ENABLE) {
  645. DRM_DEBUG_KMS("pch backlight already enabled\n");
  646. pch_ctl1 &= ~BLM_PCH_PWM_ENABLE;
  647. I915_WRITE(BLC_PWM_PCH_CTL1, pch_ctl1);
  648. }
  649. pch_ctl2 = panel->backlight.max << 16;
  650. I915_WRITE(BLC_PWM_PCH_CTL2, pch_ctl2);
  651. pch_ctl1 = 0;
  652. if (panel->backlight.active_low_pwm)
  653. pch_ctl1 |= BLM_PCH_POLARITY;
  654. /* After LPT, override is the default. */
  655. if (HAS_PCH_LPT(dev_priv))
  656. pch_ctl1 |= BLM_PCH_OVERRIDE_ENABLE;
  657. I915_WRITE(BLC_PWM_PCH_CTL1, pch_ctl1);
  658. POSTING_READ(BLC_PWM_PCH_CTL1);
  659. I915_WRITE(BLC_PWM_PCH_CTL1, pch_ctl1 | BLM_PCH_PWM_ENABLE);
  660. /* This won't stick until the above enable. */
  661. intel_panel_actually_set_backlight(connector, panel->backlight.level);
  662. }
  663. static void pch_enable_backlight(struct intel_connector *connector)
  664. {
  665. struct drm_device *dev = connector->base.dev;
  666. struct drm_i915_private *dev_priv = dev->dev_private;
  667. struct intel_panel *panel = &connector->panel;
  668. enum pipe pipe = intel_get_pipe_from_connector(connector);
  669. enum transcoder cpu_transcoder =
  670. intel_pipe_to_cpu_transcoder(dev_priv, pipe);
  671. u32 cpu_ctl2, pch_ctl1, pch_ctl2;
  672. cpu_ctl2 = I915_READ(BLC_PWM_CPU_CTL2);
  673. if (cpu_ctl2 & BLM_PWM_ENABLE) {
  674. DRM_DEBUG_KMS("cpu backlight already enabled\n");
  675. cpu_ctl2 &= ~BLM_PWM_ENABLE;
  676. I915_WRITE(BLC_PWM_CPU_CTL2, cpu_ctl2);
  677. }
  678. pch_ctl1 = I915_READ(BLC_PWM_PCH_CTL1);
  679. if (pch_ctl1 & BLM_PCH_PWM_ENABLE) {
  680. DRM_DEBUG_KMS("pch backlight already enabled\n");
  681. pch_ctl1 &= ~BLM_PCH_PWM_ENABLE;
  682. I915_WRITE(BLC_PWM_PCH_CTL1, pch_ctl1);
  683. }
  684. if (cpu_transcoder == TRANSCODER_EDP)
  685. cpu_ctl2 = BLM_TRANSCODER_EDP;
  686. else
  687. cpu_ctl2 = BLM_PIPE(cpu_transcoder);
  688. I915_WRITE(BLC_PWM_CPU_CTL2, cpu_ctl2);
  689. POSTING_READ(BLC_PWM_CPU_CTL2);
  690. I915_WRITE(BLC_PWM_CPU_CTL2, cpu_ctl2 | BLM_PWM_ENABLE);
  691. /* This won't stick until the above enable. */
  692. intel_panel_actually_set_backlight(connector, panel->backlight.level);
  693. pch_ctl2 = panel->backlight.max << 16;
  694. I915_WRITE(BLC_PWM_PCH_CTL2, pch_ctl2);
  695. pch_ctl1 = 0;
  696. if (panel->backlight.active_low_pwm)
  697. pch_ctl1 |= BLM_PCH_POLARITY;
  698. I915_WRITE(BLC_PWM_PCH_CTL1, pch_ctl1);
  699. POSTING_READ(BLC_PWM_PCH_CTL1);
  700. I915_WRITE(BLC_PWM_PCH_CTL1, pch_ctl1 | BLM_PCH_PWM_ENABLE);
  701. }
  702. static void i9xx_enable_backlight(struct intel_connector *connector)
  703. {
  704. struct drm_device *dev = connector->base.dev;
  705. struct drm_i915_private *dev_priv = dev->dev_private;
  706. struct intel_panel *panel = &connector->panel;
  707. u32 ctl, freq;
  708. ctl = I915_READ(BLC_PWM_CTL);
  709. if (ctl & BACKLIGHT_DUTY_CYCLE_MASK_PNV) {
  710. DRM_DEBUG_KMS("backlight already enabled\n");
  711. I915_WRITE(BLC_PWM_CTL, 0);
  712. }
  713. freq = panel->backlight.max;
  714. if (panel->backlight.combination_mode)
  715. freq /= 0xff;
  716. ctl = freq << 17;
  717. if (panel->backlight.combination_mode)
  718. ctl |= BLM_LEGACY_MODE;
  719. if (IS_PINEVIEW(dev) && panel->backlight.active_low_pwm)
  720. ctl |= BLM_POLARITY_PNV;
  721. I915_WRITE(BLC_PWM_CTL, ctl);
  722. POSTING_READ(BLC_PWM_CTL);
  723. /* XXX: combine this into above write? */
  724. intel_panel_actually_set_backlight(connector, panel->backlight.level);
  725. }
  726. static void i965_enable_backlight(struct intel_connector *connector)
  727. {
  728. struct drm_device *dev = connector->base.dev;
  729. struct drm_i915_private *dev_priv = dev->dev_private;
  730. struct intel_panel *panel = &connector->panel;
  731. enum pipe pipe = intel_get_pipe_from_connector(connector);
  732. u32 ctl, ctl2, freq;
  733. ctl2 = I915_READ(BLC_PWM_CTL2);
  734. if (ctl2 & BLM_PWM_ENABLE) {
  735. DRM_DEBUG_KMS("backlight already enabled\n");
  736. ctl2 &= ~BLM_PWM_ENABLE;
  737. I915_WRITE(BLC_PWM_CTL2, ctl2);
  738. }
  739. freq = panel->backlight.max;
  740. if (panel->backlight.combination_mode)
  741. freq /= 0xff;
  742. ctl = freq << 16;
  743. I915_WRITE(BLC_PWM_CTL, ctl);
  744. ctl2 = BLM_PIPE(pipe);
  745. if (panel->backlight.combination_mode)
  746. ctl2 |= BLM_COMBINATION_MODE;
  747. if (panel->backlight.active_low_pwm)
  748. ctl2 |= BLM_POLARITY_I965;
  749. I915_WRITE(BLC_PWM_CTL2, ctl2);
  750. POSTING_READ(BLC_PWM_CTL2);
  751. I915_WRITE(BLC_PWM_CTL2, ctl2 | BLM_PWM_ENABLE);
  752. intel_panel_actually_set_backlight(connector, panel->backlight.level);
  753. }
  754. static void vlv_enable_backlight(struct intel_connector *connector)
  755. {
  756. struct drm_device *dev = connector->base.dev;
  757. struct drm_i915_private *dev_priv = dev->dev_private;
  758. struct intel_panel *panel = &connector->panel;
  759. enum pipe pipe = intel_get_pipe_from_connector(connector);
  760. u32 ctl, ctl2;
  761. if (WARN_ON(pipe != PIPE_A && pipe != PIPE_B))
  762. return;
  763. ctl2 = I915_READ(VLV_BLC_PWM_CTL2(pipe));
  764. if (ctl2 & BLM_PWM_ENABLE) {
  765. DRM_DEBUG_KMS("backlight already enabled\n");
  766. ctl2 &= ~BLM_PWM_ENABLE;
  767. I915_WRITE(VLV_BLC_PWM_CTL2(pipe), ctl2);
  768. }
  769. ctl = panel->backlight.max << 16;
  770. I915_WRITE(VLV_BLC_PWM_CTL(pipe), ctl);
  771. /* XXX: combine this into above write? */
  772. intel_panel_actually_set_backlight(connector, panel->backlight.level);
  773. ctl2 = 0;
  774. if (panel->backlight.active_low_pwm)
  775. ctl2 |= BLM_POLARITY_I965;
  776. I915_WRITE(VLV_BLC_PWM_CTL2(pipe), ctl2);
  777. POSTING_READ(VLV_BLC_PWM_CTL2(pipe));
  778. I915_WRITE(VLV_BLC_PWM_CTL2(pipe), ctl2 | BLM_PWM_ENABLE);
  779. }
  780. void intel_panel_enable_backlight(struct intel_connector *connector)
  781. {
  782. struct drm_device *dev = connector->base.dev;
  783. struct drm_i915_private *dev_priv = dev->dev_private;
  784. struct intel_panel *panel = &connector->panel;
  785. enum pipe pipe = intel_get_pipe_from_connector(connector);
  786. if (!panel->backlight.present || pipe == INVALID_PIPE)
  787. return;
  788. DRM_DEBUG_KMS("pipe %c\n", pipe_name(pipe));
  789. mutex_lock(&dev_priv->backlight_lock);
  790. WARN_ON(panel->backlight.max == 0);
  791. if (panel->backlight.level == 0) {
  792. panel->backlight.level = panel->backlight.max;
  793. if (panel->backlight.device)
  794. panel->backlight.device->props.brightness =
  795. scale_hw_to_user(connector,
  796. panel->backlight.level,
  797. panel->backlight.device->props.max_brightness);
  798. }
  799. dev_priv->display.enable_backlight(connector);
  800. panel->backlight.enabled = true;
  801. if (panel->backlight.device)
  802. panel->backlight.device->props.power = FB_BLANK_UNBLANK;
  803. mutex_unlock(&dev_priv->backlight_lock);
  804. }
  805. #if IS_ENABLED(CONFIG_BACKLIGHT_CLASS_DEVICE)
  806. static int intel_backlight_device_update_status(struct backlight_device *bd)
  807. {
  808. struct intel_connector *connector = bl_get_data(bd);
  809. struct intel_panel *panel = &connector->panel;
  810. struct drm_device *dev = connector->base.dev;
  811. drm_modeset_lock(&dev->mode_config.connection_mutex, NULL);
  812. DRM_DEBUG_KMS("updating intel_backlight, brightness=%d/%d\n",
  813. bd->props.brightness, bd->props.max_brightness);
  814. intel_panel_set_backlight(connector, bd->props.brightness,
  815. bd->props.max_brightness);
  816. /*
  817. * Allow flipping bl_power as a sub-state of enabled. Sadly the
  818. * backlight class device does not make it easy to to differentiate
  819. * between callbacks for brightness and bl_power, so our backlight_power
  820. * callback needs to take this into account.
  821. */
  822. if (panel->backlight.enabled) {
  823. if (panel->backlight_power) {
  824. bool enable = bd->props.power == FB_BLANK_UNBLANK &&
  825. bd->props.brightness != 0;
  826. panel->backlight_power(connector, enable);
  827. }
  828. } else {
  829. bd->props.power = FB_BLANK_POWERDOWN;
  830. }
  831. drm_modeset_unlock(&dev->mode_config.connection_mutex);
  832. return 0;
  833. }
  834. static int intel_backlight_device_get_brightness(struct backlight_device *bd)
  835. {
  836. struct intel_connector *connector = bl_get_data(bd);
  837. struct drm_device *dev = connector->base.dev;
  838. struct drm_i915_private *dev_priv = dev->dev_private;
  839. u32 hw_level;
  840. int ret;
  841. intel_runtime_pm_get(dev_priv);
  842. drm_modeset_lock(&dev->mode_config.connection_mutex, NULL);
  843. hw_level = intel_panel_get_backlight(connector);
  844. ret = scale_hw_to_user(connector, hw_level, bd->props.max_brightness);
  845. drm_modeset_unlock(&dev->mode_config.connection_mutex);
  846. intel_runtime_pm_put(dev_priv);
  847. return ret;
  848. }
  849. static const struct backlight_ops intel_backlight_device_ops = {
  850. .update_status = intel_backlight_device_update_status,
  851. .get_brightness = intel_backlight_device_get_brightness,
  852. };
  853. static int intel_backlight_device_register(struct intel_connector *connector)
  854. {
  855. struct intel_panel *panel = &connector->panel;
  856. struct backlight_properties props;
  857. if (WARN_ON(panel->backlight.device))
  858. return -ENODEV;
  859. WARN_ON(panel->backlight.max == 0);
  860. memset(&props, 0, sizeof(props));
  861. props.type = BACKLIGHT_RAW;
  862. /*
  863. * Note: Everything should work even if the backlight device max
  864. * presented to the userspace is arbitrarily chosen.
  865. */
  866. props.max_brightness = panel->backlight.max;
  867. props.brightness = scale_hw_to_user(connector,
  868. panel->backlight.level,
  869. props.max_brightness);
  870. if (panel->backlight.enabled)
  871. props.power = FB_BLANK_UNBLANK;
  872. else
  873. props.power = FB_BLANK_POWERDOWN;
  874. /*
  875. * Note: using the same name independent of the connector prevents
  876. * registration of multiple backlight devices in the driver.
  877. */
  878. panel->backlight.device =
  879. backlight_device_register("intel_backlight",
  880. connector->base.kdev,
  881. connector,
  882. &intel_backlight_device_ops, &props);
  883. if (IS_ERR(panel->backlight.device)) {
  884. DRM_ERROR("Failed to register backlight: %ld\n",
  885. PTR_ERR(panel->backlight.device));
  886. panel->backlight.device = NULL;
  887. return -ENODEV;
  888. }
  889. return 0;
  890. }
  891. static void intel_backlight_device_unregister(struct intel_connector *connector)
  892. {
  893. struct intel_panel *panel = &connector->panel;
  894. if (panel->backlight.device) {
  895. backlight_device_unregister(panel->backlight.device);
  896. panel->backlight.device = NULL;
  897. }
  898. }
  899. #else /* CONFIG_BACKLIGHT_CLASS_DEVICE */
  900. static int intel_backlight_device_register(struct intel_connector *connector)
  901. {
  902. return 0;
  903. }
  904. static void intel_backlight_device_unregister(struct intel_connector *connector)
  905. {
  906. }
  907. #endif /* CONFIG_BACKLIGHT_CLASS_DEVICE */
  908. /*
  909. * Note: The setup hooks can't assume pipe is set!
  910. *
  911. * XXX: Query mode clock or hardware clock and program PWM modulation frequency
  912. * appropriately when it's 0. Use VBT and/or sane defaults.
  913. */
  914. static u32 get_backlight_min_vbt(struct intel_connector *connector)
  915. {
  916. struct drm_device *dev = connector->base.dev;
  917. struct drm_i915_private *dev_priv = dev->dev_private;
  918. struct intel_panel *panel = &connector->panel;
  919. WARN_ON(panel->backlight.max == 0);
  920. /* vbt value is a coefficient in range [0..255] */
  921. return scale(dev_priv->vbt.backlight.min_brightness, 0, 255,
  922. 0, panel->backlight.max);
  923. }
  924. static int bdw_setup_backlight(struct intel_connector *connector, enum pipe unused)
  925. {
  926. struct drm_device *dev = connector->base.dev;
  927. struct drm_i915_private *dev_priv = dev->dev_private;
  928. struct intel_panel *panel = &connector->panel;
  929. u32 pch_ctl1, pch_ctl2, val;
  930. pch_ctl1 = I915_READ(BLC_PWM_PCH_CTL1);
  931. panel->backlight.active_low_pwm = pch_ctl1 & BLM_PCH_POLARITY;
  932. pch_ctl2 = I915_READ(BLC_PWM_PCH_CTL2);
  933. panel->backlight.max = pch_ctl2 >> 16;
  934. if (!panel->backlight.max)
  935. return -ENODEV;
  936. panel->backlight.min = get_backlight_min_vbt(connector);
  937. val = bdw_get_backlight(connector);
  938. panel->backlight.level = intel_panel_compute_brightness(connector, val);
  939. panel->backlight.enabled = (pch_ctl1 & BLM_PCH_PWM_ENABLE) &&
  940. panel->backlight.level != 0;
  941. return 0;
  942. }
  943. static int pch_setup_backlight(struct intel_connector *connector, enum pipe unused)
  944. {
  945. struct drm_device *dev = connector->base.dev;
  946. struct drm_i915_private *dev_priv = dev->dev_private;
  947. struct intel_panel *panel = &connector->panel;
  948. u32 cpu_ctl2, pch_ctl1, pch_ctl2, val;
  949. pch_ctl1 = I915_READ(BLC_PWM_PCH_CTL1);
  950. panel->backlight.active_low_pwm = pch_ctl1 & BLM_PCH_POLARITY;
  951. pch_ctl2 = I915_READ(BLC_PWM_PCH_CTL2);
  952. panel->backlight.max = pch_ctl2 >> 16;
  953. if (!panel->backlight.max)
  954. return -ENODEV;
  955. panel->backlight.min = get_backlight_min_vbt(connector);
  956. val = pch_get_backlight(connector);
  957. panel->backlight.level = intel_panel_compute_brightness(connector, val);
  958. cpu_ctl2 = I915_READ(BLC_PWM_CPU_CTL2);
  959. panel->backlight.enabled = (cpu_ctl2 & BLM_PWM_ENABLE) &&
  960. (pch_ctl1 & BLM_PCH_PWM_ENABLE) && panel->backlight.level != 0;
  961. return 0;
  962. }
  963. static int i9xx_setup_backlight(struct intel_connector *connector, enum pipe unused)
  964. {
  965. struct drm_device *dev = connector->base.dev;
  966. struct drm_i915_private *dev_priv = dev->dev_private;
  967. struct intel_panel *panel = &connector->panel;
  968. u32 ctl, val;
  969. ctl = I915_READ(BLC_PWM_CTL);
  970. if (IS_GEN2(dev) || IS_I915GM(dev) || IS_I945GM(dev))
  971. panel->backlight.combination_mode = ctl & BLM_LEGACY_MODE;
  972. if (IS_PINEVIEW(dev))
  973. panel->backlight.active_low_pwm = ctl & BLM_POLARITY_PNV;
  974. panel->backlight.max = ctl >> 17;
  975. if (panel->backlight.combination_mode)
  976. panel->backlight.max *= 0xff;
  977. if (!panel->backlight.max)
  978. return -ENODEV;
  979. panel->backlight.min = get_backlight_min_vbt(connector);
  980. val = i9xx_get_backlight(connector);
  981. panel->backlight.level = intel_panel_compute_brightness(connector, val);
  982. panel->backlight.enabled = panel->backlight.level != 0;
  983. return 0;
  984. }
  985. static int i965_setup_backlight(struct intel_connector *connector, enum pipe unused)
  986. {
  987. struct drm_device *dev = connector->base.dev;
  988. struct drm_i915_private *dev_priv = dev->dev_private;
  989. struct intel_panel *panel = &connector->panel;
  990. u32 ctl, ctl2, val;
  991. ctl2 = I915_READ(BLC_PWM_CTL2);
  992. panel->backlight.combination_mode = ctl2 & BLM_COMBINATION_MODE;
  993. panel->backlight.active_low_pwm = ctl2 & BLM_POLARITY_I965;
  994. ctl = I915_READ(BLC_PWM_CTL);
  995. panel->backlight.max = ctl >> 16;
  996. if (panel->backlight.combination_mode)
  997. panel->backlight.max *= 0xff;
  998. if (!panel->backlight.max)
  999. return -ENODEV;
  1000. panel->backlight.min = get_backlight_min_vbt(connector);
  1001. val = i9xx_get_backlight(connector);
  1002. panel->backlight.level = intel_panel_compute_brightness(connector, val);
  1003. panel->backlight.enabled = (ctl2 & BLM_PWM_ENABLE) &&
  1004. panel->backlight.level != 0;
  1005. return 0;
  1006. }
  1007. static int vlv_setup_backlight(struct intel_connector *connector, enum pipe pipe)
  1008. {
  1009. struct drm_device *dev = connector->base.dev;
  1010. struct drm_i915_private *dev_priv = dev->dev_private;
  1011. struct intel_panel *panel = &connector->panel;
  1012. enum pipe p;
  1013. u32 ctl, ctl2, val;
  1014. for_each_pipe(dev_priv, p) {
  1015. u32 cur_val = I915_READ(VLV_BLC_PWM_CTL(p));
  1016. /* Skip if the modulation freq is already set */
  1017. if (cur_val & ~BACKLIGHT_DUTY_CYCLE_MASK)
  1018. continue;
  1019. cur_val &= BACKLIGHT_DUTY_CYCLE_MASK;
  1020. I915_WRITE(VLV_BLC_PWM_CTL(p), (0xf42 << 16) |
  1021. cur_val);
  1022. }
  1023. if (WARN_ON(pipe != PIPE_A && pipe != PIPE_B))
  1024. return -ENODEV;
  1025. ctl2 = I915_READ(VLV_BLC_PWM_CTL2(pipe));
  1026. panel->backlight.active_low_pwm = ctl2 & BLM_POLARITY_I965;
  1027. ctl = I915_READ(VLV_BLC_PWM_CTL(pipe));
  1028. panel->backlight.max = ctl >> 16;
  1029. if (!panel->backlight.max)
  1030. return -ENODEV;
  1031. panel->backlight.min = get_backlight_min_vbt(connector);
  1032. val = _vlv_get_backlight(dev, pipe);
  1033. panel->backlight.level = intel_panel_compute_brightness(connector, val);
  1034. panel->backlight.enabled = (ctl2 & BLM_PWM_ENABLE) &&
  1035. panel->backlight.level != 0;
  1036. return 0;
  1037. }
  1038. int intel_panel_setup_backlight(struct drm_connector *connector, enum pipe pipe)
  1039. {
  1040. struct drm_device *dev = connector->dev;
  1041. struct drm_i915_private *dev_priv = dev->dev_private;
  1042. struct intel_connector *intel_connector = to_intel_connector(connector);
  1043. struct intel_panel *panel = &intel_connector->panel;
  1044. int ret;
  1045. if (!dev_priv->vbt.backlight.present) {
  1046. if (dev_priv->quirks & QUIRK_BACKLIGHT_PRESENT) {
  1047. DRM_DEBUG_KMS("no backlight present per VBT, but present per quirk\n");
  1048. } else {
  1049. DRM_DEBUG_KMS("no backlight present per VBT\n");
  1050. return 0;
  1051. }
  1052. }
  1053. /* set level and max in panel struct */
  1054. mutex_lock(&dev_priv->backlight_lock);
  1055. ret = dev_priv->display.setup_backlight(intel_connector, pipe);
  1056. mutex_unlock(&dev_priv->backlight_lock);
  1057. if (ret) {
  1058. DRM_DEBUG_KMS("failed to setup backlight for connector %s\n",
  1059. connector->name);
  1060. return ret;
  1061. }
  1062. intel_backlight_device_register(intel_connector);
  1063. panel->backlight.present = true;
  1064. DRM_DEBUG_KMS("backlight initialized, %s, brightness %u/%u, "
  1065. "sysfs interface %sregistered\n",
  1066. panel->backlight.enabled ? "enabled" : "disabled",
  1067. panel->backlight.level, panel->backlight.max,
  1068. panel->backlight.device ? "" : "not ");
  1069. return 0;
  1070. }
  1071. void intel_panel_destroy_backlight(struct drm_connector *connector)
  1072. {
  1073. struct intel_connector *intel_connector = to_intel_connector(connector);
  1074. struct intel_panel *panel = &intel_connector->panel;
  1075. panel->backlight.present = false;
  1076. intel_backlight_device_unregister(intel_connector);
  1077. }
  1078. /* Set up chip specific backlight functions */
  1079. void intel_panel_init_backlight_funcs(struct drm_device *dev)
  1080. {
  1081. struct drm_i915_private *dev_priv = dev->dev_private;
  1082. if (IS_BROADWELL(dev) || (INTEL_INFO(dev)->gen >= 9)) {
  1083. dev_priv->display.setup_backlight = bdw_setup_backlight;
  1084. dev_priv->display.enable_backlight = bdw_enable_backlight;
  1085. dev_priv->display.disable_backlight = pch_disable_backlight;
  1086. dev_priv->display.set_backlight = bdw_set_backlight;
  1087. dev_priv->display.get_backlight = bdw_get_backlight;
  1088. } else if (HAS_PCH_SPLIT(dev)) {
  1089. dev_priv->display.setup_backlight = pch_setup_backlight;
  1090. dev_priv->display.enable_backlight = pch_enable_backlight;
  1091. dev_priv->display.disable_backlight = pch_disable_backlight;
  1092. dev_priv->display.set_backlight = pch_set_backlight;
  1093. dev_priv->display.get_backlight = pch_get_backlight;
  1094. } else if (IS_VALLEYVIEW(dev)) {
  1095. dev_priv->display.setup_backlight = vlv_setup_backlight;
  1096. dev_priv->display.enable_backlight = vlv_enable_backlight;
  1097. dev_priv->display.disable_backlight = vlv_disable_backlight;
  1098. dev_priv->display.set_backlight = vlv_set_backlight;
  1099. dev_priv->display.get_backlight = vlv_get_backlight;
  1100. } else if (IS_GEN4(dev)) {
  1101. dev_priv->display.setup_backlight = i965_setup_backlight;
  1102. dev_priv->display.enable_backlight = i965_enable_backlight;
  1103. dev_priv->display.disable_backlight = i965_disable_backlight;
  1104. dev_priv->display.set_backlight = i9xx_set_backlight;
  1105. dev_priv->display.get_backlight = i9xx_get_backlight;
  1106. } else {
  1107. dev_priv->display.setup_backlight = i9xx_setup_backlight;
  1108. dev_priv->display.enable_backlight = i9xx_enable_backlight;
  1109. dev_priv->display.disable_backlight = i9xx_disable_backlight;
  1110. dev_priv->display.set_backlight = i9xx_set_backlight;
  1111. dev_priv->display.get_backlight = i9xx_get_backlight;
  1112. }
  1113. }
  1114. int intel_panel_init(struct intel_panel *panel,
  1115. struct drm_display_mode *fixed_mode,
  1116. struct drm_display_mode *downclock_mode)
  1117. {
  1118. panel->fixed_mode = fixed_mode;
  1119. panel->downclock_mode = downclock_mode;
  1120. return 0;
  1121. }
  1122. void intel_panel_fini(struct intel_panel *panel)
  1123. {
  1124. struct intel_connector *intel_connector =
  1125. container_of(panel, struct intel_connector, panel);
  1126. if (panel->fixed_mode)
  1127. drm_mode_destroy(intel_connector->base.dev, panel->fixed_mode);
  1128. if (panel->downclock_mode)
  1129. drm_mode_destroy(intel_connector->base.dev,
  1130. panel->downclock_mode);
  1131. }