gpu_scheduler.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524
  1. /*
  2. * Copyright 2015 Advanced Micro Devices, Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. *
  23. */
  24. #include <linux/kthread.h>
  25. #include <linux/wait.h>
  26. #include <linux/sched.h>
  27. #include <drm/drmP.h>
  28. #include "gpu_scheduler.h"
  29. /* Initialize a given run queue struct */
  30. static void init_rq(struct amd_run_queue *rq)
  31. {
  32. INIT_LIST_HEAD(&rq->head.list);
  33. rq->head.belongto_rq = rq;
  34. mutex_init(&rq->lock);
  35. atomic_set(&rq->nr_entity, 0);
  36. rq->current_entity = &rq->head;
  37. }
  38. /* Note: caller must hold the lock or in a atomic context */
  39. static void rq_remove_entity(struct amd_run_queue *rq,
  40. struct amd_sched_entity *entity)
  41. {
  42. if (rq->current_entity == entity)
  43. rq->current_entity = list_entry(entity->list.prev,
  44. typeof(*entity), list);
  45. list_del_init(&entity->list);
  46. atomic_dec(&rq->nr_entity);
  47. }
  48. static void rq_add_entity(struct amd_run_queue *rq,
  49. struct amd_sched_entity *entity)
  50. {
  51. list_add_tail(&entity->list, &rq->head.list);
  52. atomic_inc(&rq->nr_entity);
  53. }
  54. /**
  55. * Select next entity from a specified run queue with round robin policy.
  56. * It could return the same entity as current one if current is the only
  57. * available one in the queue. Return NULL if nothing available.
  58. */
  59. static struct amd_sched_entity *rq_select_entity(struct amd_run_queue *rq)
  60. {
  61. struct amd_sched_entity *p = rq->current_entity;
  62. int i = atomic_read(&rq->nr_entity) + 1; /*real count + dummy head*/
  63. while (i) {
  64. p = list_entry(p->list.next, typeof(*p), list);
  65. if (!rq->check_entity_status(p)) {
  66. rq->current_entity = p;
  67. break;
  68. }
  69. i--;
  70. }
  71. return i ? p : NULL;
  72. }
  73. static bool context_entity_is_waiting(struct amd_context_entity *entity)
  74. {
  75. /* TODO: sync obj for multi-ring synchronization */
  76. return false;
  77. }
  78. static int gpu_entity_check_status(struct amd_sched_entity *entity)
  79. {
  80. struct amd_context_entity *tmp;
  81. if (entity == &entity->belongto_rq->head)
  82. return -1;
  83. tmp = container_of(entity, typeof(*tmp), generic_entity);
  84. if (kfifo_is_empty(&tmp->job_queue) ||
  85. context_entity_is_waiting(tmp))
  86. return -1;
  87. return 0;
  88. }
  89. /**
  90. * Note: This function should only been called inside scheduler main
  91. * function for thread safety, there is no other protection here.
  92. * return ture if scheduler has something ready to run.
  93. *
  94. * For active_hw_rq, there is only one producer(scheduler thread) and
  95. * one consumer(ISR). It should be safe to use this function in scheduler
  96. * main thread to decide whether to continue emit more IBs.
  97. */
  98. static bool is_scheduler_ready(struct amd_gpu_scheduler *sched)
  99. {
  100. unsigned long flags;
  101. bool full;
  102. spin_lock_irqsave(&sched->queue_lock, flags);
  103. full = atomic64_read(&sched->hw_rq_count) <
  104. sched->hw_submission_limit ? true : false;
  105. spin_unlock_irqrestore(&sched->queue_lock, flags);
  106. return full;
  107. }
  108. /**
  109. * Select next entity from the kernel run queue, if not available,
  110. * return null.
  111. */
  112. static struct amd_context_entity *
  113. kernel_rq_select_context(struct amd_gpu_scheduler *sched)
  114. {
  115. struct amd_sched_entity *sched_entity;
  116. struct amd_context_entity *tmp = NULL;
  117. struct amd_run_queue *rq = &sched->kernel_rq;
  118. mutex_lock(&rq->lock);
  119. sched_entity = rq_select_entity(rq);
  120. if (sched_entity)
  121. tmp = container_of(sched_entity,
  122. typeof(*tmp),
  123. generic_entity);
  124. mutex_unlock(&rq->lock);
  125. return tmp;
  126. }
  127. /**
  128. * Select next entity containing real IB submissions
  129. */
  130. static struct amd_context_entity *
  131. select_context(struct amd_gpu_scheduler *sched)
  132. {
  133. struct amd_context_entity *wake_entity = NULL;
  134. struct amd_context_entity *tmp;
  135. struct amd_run_queue *rq;
  136. if (!is_scheduler_ready(sched))
  137. return NULL;
  138. /* Kernel run queue has higher priority than normal run queue*/
  139. tmp = kernel_rq_select_context(sched);
  140. if (tmp != NULL)
  141. goto exit;
  142. WARN_ON(offsetof(struct amd_context_entity, generic_entity) != 0);
  143. rq = &sched->sched_rq;
  144. mutex_lock(&rq->lock);
  145. tmp = container_of(rq_select_entity(rq),
  146. typeof(*tmp), generic_entity);
  147. mutex_unlock(&rq->lock);
  148. exit:
  149. if (sched->current_entity && (sched->current_entity != tmp))
  150. wake_entity = sched->current_entity;
  151. sched->current_entity = tmp;
  152. if (wake_entity)
  153. wake_up(&wake_entity->wait_queue);
  154. return tmp;
  155. }
  156. /**
  157. * Init a context entity used by scheduler when submit to HW ring.
  158. *
  159. * @sched The pointer to the scheduler
  160. * @entity The pointer to a valid amd_context_entity
  161. * @rq The run queue this entity belongs
  162. * @kernel If this is an entity for the kernel
  163. * @jobs The max number of jobs in the job queue
  164. *
  165. * return 0 if succeed. negative error code on failure
  166. */
  167. int amd_context_entity_init(struct amd_gpu_scheduler *sched,
  168. struct amd_context_entity *entity,
  169. struct amd_run_queue *rq,
  170. uint32_t jobs)
  171. {
  172. uint64_t seq_ring = 0;
  173. if (!(sched && entity && rq))
  174. return -EINVAL;
  175. memset(entity, 0, sizeof(struct amd_context_entity));
  176. seq_ring = ((uint64_t)sched->ring_id) << 60;
  177. spin_lock_init(&entity->lock);
  178. entity->generic_entity.belongto_rq = rq;
  179. entity->scheduler = sched;
  180. init_waitqueue_head(&entity->wait_queue);
  181. init_waitqueue_head(&entity->wait_emit);
  182. if(kfifo_alloc(&entity->job_queue,
  183. jobs * sizeof(void *),
  184. GFP_KERNEL))
  185. return -EINVAL;
  186. spin_lock_init(&entity->queue_lock);
  187. atomic64_set(&entity->last_emitted_v_seq, seq_ring);
  188. atomic64_set(&entity->last_queued_v_seq, seq_ring);
  189. /* Add the entity to the run queue */
  190. mutex_lock(&rq->lock);
  191. rq_add_entity(rq, &entity->generic_entity);
  192. mutex_unlock(&rq->lock);
  193. return 0;
  194. }
  195. /**
  196. * Query if entity is initialized
  197. *
  198. * @sched Pointer to scheduler instance
  199. * @entity The pointer to a valid scheduler entity
  200. *
  201. * return true if entity is initialized, false otherwise
  202. */
  203. static bool is_context_entity_initialized(struct amd_gpu_scheduler *sched,
  204. struct amd_context_entity *entity)
  205. {
  206. return entity->scheduler == sched &&
  207. entity->generic_entity.belongto_rq != NULL;
  208. }
  209. static bool is_context_entity_idle(struct amd_gpu_scheduler *sched,
  210. struct amd_context_entity *entity)
  211. {
  212. /**
  213. * Idle means no pending IBs, and the entity is not
  214. * currently being used.
  215. */
  216. barrier();
  217. if ((sched->current_entity != entity) &&
  218. kfifo_is_empty(&entity->job_queue))
  219. return true;
  220. return false;
  221. }
  222. /**
  223. * Destroy a context entity
  224. *
  225. * @sched Pointer to scheduler instance
  226. * @entity The pointer to a valid scheduler entity
  227. *
  228. * return 0 if succeed. negative error code on failure
  229. */
  230. int amd_context_entity_fini(struct amd_gpu_scheduler *sched,
  231. struct amd_context_entity *entity)
  232. {
  233. int r = 0;
  234. struct amd_run_queue *rq = entity->generic_entity.belongto_rq;
  235. if (!is_context_entity_initialized(sched, entity))
  236. return 0;
  237. /**
  238. * The client will not queue more IBs during this fini, consume existing
  239. * queued IBs
  240. */
  241. r = wait_event_timeout(
  242. entity->wait_queue,
  243. is_context_entity_idle(sched, entity),
  244. msecs_to_jiffies(AMD_GPU_WAIT_IDLE_TIMEOUT_IN_MS)
  245. ) ? 0 : -1;
  246. if (r) {
  247. if (entity->is_pending)
  248. DRM_INFO("Entity %p is in waiting state during fini,\
  249. all pending ibs will be canceled.\n",
  250. entity);
  251. }
  252. mutex_lock(&rq->lock);
  253. rq_remove_entity(rq, &entity->generic_entity);
  254. mutex_unlock(&rq->lock);
  255. kfifo_free(&entity->job_queue);
  256. return r;
  257. }
  258. /**
  259. * Submit a normal job to the job queue
  260. *
  261. * @sched The pointer to the scheduler
  262. * @c_entity The pointer to amd_context_entity
  263. * @job The pointer to job required to submit
  264. * return 0 if succeed. -1 if failed.
  265. * -2 indicate queue is full for this client, client should wait untill
  266. * scheduler consum some queued command.
  267. * -1 other fail.
  268. */
  269. int amd_sched_push_job(struct amd_gpu_scheduler *sched,
  270. struct amd_context_entity *c_entity,
  271. void *job)
  272. {
  273. while (kfifo_in_spinlocked(&c_entity->job_queue, &job, sizeof(void *),
  274. &c_entity->queue_lock) != sizeof(void *)) {
  275. /**
  276. * Current context used up all its IB slots
  277. * wait here, or need to check whether GPU is hung
  278. */
  279. schedule();
  280. }
  281. wake_up_interruptible(&sched->wait_queue);
  282. return 0;
  283. }
  284. /**
  285. * Wait for a virtual sequence number to be emitted.
  286. *
  287. * @c_entity The pointer to a valid context entity
  288. * @seq The virtual sequence number to wait
  289. * @intr Interruptible or not
  290. * @timeout Timeout in ms, wait infinitely if <0
  291. * @emit wait for emit or signal
  292. *
  293. * return =0 signaled , <0 failed
  294. */
  295. int amd_sched_wait_emit(struct amd_context_entity *c_entity,
  296. uint64_t seq,
  297. bool intr,
  298. long timeout)
  299. {
  300. atomic64_t *v_seq = &c_entity->last_emitted_v_seq;
  301. wait_queue_head_t *wait_queue = &c_entity->wait_emit;
  302. if (intr && (timeout < 0)) {
  303. wait_event_interruptible(
  304. *wait_queue,
  305. seq <= atomic64_read(v_seq));
  306. return 0;
  307. } else if (intr && (timeout >= 0)) {
  308. wait_event_interruptible_timeout(
  309. *wait_queue,
  310. seq <= atomic64_read(v_seq),
  311. msecs_to_jiffies(timeout));
  312. return (seq <= atomic64_read(v_seq)) ?
  313. 0 : -1;
  314. } else if (!intr && (timeout < 0)) {
  315. wait_event(
  316. *wait_queue,
  317. seq <= atomic64_read(v_seq));
  318. return 0;
  319. } else if (!intr && (timeout >= 0)) {
  320. wait_event_timeout(
  321. *wait_queue,
  322. seq <= atomic64_read(v_seq),
  323. msecs_to_jiffies(timeout));
  324. return (seq <= atomic64_read(v_seq)) ?
  325. 0 : -1;
  326. }
  327. return 0;
  328. }
  329. static int amd_sched_main(void *param)
  330. {
  331. int r;
  332. void *job;
  333. struct sched_param sparam = {.sched_priority = 1};
  334. struct amd_context_entity *c_entity = NULL;
  335. struct amd_gpu_scheduler *sched = (struct amd_gpu_scheduler *)param;
  336. sched_setscheduler(current, SCHED_FIFO, &sparam);
  337. while (!kthread_should_stop()) {
  338. struct amd_sched_job *sched_job = NULL;
  339. wait_event_interruptible(sched->wait_queue,
  340. is_scheduler_ready(sched) &&
  341. (c_entity = select_context(sched)));
  342. r = kfifo_out(&c_entity->job_queue, &job, sizeof(void *));
  343. if (r != sizeof(void *))
  344. continue;
  345. r = sched->ops->prepare_job(sched, c_entity, job);
  346. if (!r) {
  347. unsigned long flags;
  348. sched_job = kzalloc(sizeof(struct amd_sched_job),
  349. GFP_KERNEL);
  350. if (!sched_job) {
  351. WARN(true, "No memory to allocate\n");
  352. continue;
  353. }
  354. sched_job->job = job;
  355. sched_job->sched = sched;
  356. spin_lock_irqsave(&sched->queue_lock, flags);
  357. list_add_tail(&sched_job->list, &sched->active_hw_rq);
  358. atomic64_inc(&sched->hw_rq_count);
  359. spin_unlock_irqrestore(&sched->queue_lock, flags);
  360. }
  361. mutex_lock(&sched->sched_lock);
  362. sched->ops->run_job(sched, c_entity, sched_job);
  363. mutex_unlock(&sched->sched_lock);
  364. }
  365. return 0;
  366. }
  367. /**
  368. * ISR to handle EOP inetrrupts
  369. *
  370. * @sched: gpu scheduler
  371. *
  372. */
  373. void amd_sched_process_job(struct amd_sched_job *sched_job)
  374. {
  375. unsigned long flags;
  376. struct amd_gpu_scheduler *sched;
  377. if (!sched_job)
  378. return;
  379. sched = sched_job->sched;
  380. spin_lock_irqsave(&sched->queue_lock, flags);
  381. list_del(&sched_job->list);
  382. atomic64_dec(&sched->hw_rq_count);
  383. spin_unlock_irqrestore(&sched->queue_lock, flags);
  384. sched->ops->process_job(sched, sched_job->job);
  385. kfree(sched_job);
  386. wake_up_interruptible(&sched->wait_queue);
  387. }
  388. /**
  389. * Create a gpu scheduler
  390. *
  391. * @device The device context for this scheduler
  392. * @ops The backend operations for this scheduler.
  393. * @id The scheduler is per ring, here is ring id.
  394. * @granularity The minumum ms unit the scheduler will scheduled.
  395. * @preemption Indicate whether this ring support preemption, 0 is no.
  396. *
  397. * return the pointer to scheduler for success, otherwise return NULL
  398. */
  399. struct amd_gpu_scheduler *amd_sched_create(void *device,
  400. struct amd_sched_backend_ops *ops,
  401. unsigned ring,
  402. unsigned granularity,
  403. unsigned preemption,
  404. unsigned hw_submission)
  405. {
  406. struct amd_gpu_scheduler *sched;
  407. char name[20];
  408. sched = kzalloc(sizeof(struct amd_gpu_scheduler), GFP_KERNEL);
  409. if (!sched)
  410. return NULL;
  411. sched->device = device;
  412. sched->ops = ops;
  413. sched->granularity = granularity;
  414. sched->ring_id = ring;
  415. sched->preemption = preemption;
  416. sched->hw_submission_limit = hw_submission;
  417. snprintf(name, sizeof(name), "gpu_sched[%d]", ring);
  418. mutex_init(&sched->sched_lock);
  419. spin_lock_init(&sched->queue_lock);
  420. init_rq(&sched->sched_rq);
  421. sched->sched_rq.check_entity_status = gpu_entity_check_status;
  422. init_rq(&sched->kernel_rq);
  423. sched->kernel_rq.check_entity_status = gpu_entity_check_status;
  424. init_waitqueue_head(&sched->wait_queue);
  425. INIT_LIST_HEAD(&sched->active_hw_rq);
  426. atomic64_set(&sched->hw_rq_count, 0);
  427. /* Each scheduler will run on a seperate kernel thread */
  428. sched->thread = kthread_create(amd_sched_main, sched, name);
  429. if (sched->thread) {
  430. wake_up_process(sched->thread);
  431. return sched;
  432. }
  433. DRM_ERROR("Failed to create scheduler for id %d.\n", ring);
  434. kfree(sched);
  435. return NULL;
  436. }
  437. /**
  438. * Destroy a gpu scheduler
  439. *
  440. * @sched The pointer to the scheduler
  441. *
  442. * return 0 if succeed. -1 if failed.
  443. */
  444. int amd_sched_destroy(struct amd_gpu_scheduler *sched)
  445. {
  446. kthread_stop(sched->thread);
  447. kfree(sched);
  448. return 0;
  449. }
  450. /**
  451. * Update emitted sequence and wake up the waiters, called by run_job
  452. * in driver side
  453. *
  454. * @entity The context entity
  455. * @seq The sequence number for the latest emitted job
  456. */
  457. void amd_sched_emit(struct amd_context_entity *c_entity, uint64_t seq)
  458. {
  459. atomic64_set(&c_entity->last_emitted_v_seq, seq);
  460. wake_up_all(&c_entity->wait_emit);
  461. }
  462. /**
  463. * Get next queued sequence number
  464. *
  465. * @entity The context entity
  466. *
  467. * return the next queued sequence number
  468. */
  469. uint64_t amd_sched_next_queued_seq(struct amd_context_entity *c_entity)
  470. {
  471. return atomic64_read(&c_entity->last_queued_v_seq) + 1;
  472. }