processor.h 8.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347
  1. /*
  2. * S390 version
  3. * Copyright IBM Corp. 1999
  4. * Author(s): Hartmut Penner (hp@de.ibm.com),
  5. * Martin Schwidefsky (schwidefsky@de.ibm.com)
  6. *
  7. * Derived from "include/asm-i386/processor.h"
  8. * Copyright (C) 1994, Linus Torvalds
  9. */
  10. #ifndef __ASM_S390_PROCESSOR_H
  11. #define __ASM_S390_PROCESSOR_H
  12. #include <linux/const.h>
  13. #define CIF_MCCK_PENDING 0 /* machine check handling is pending */
  14. #define CIF_ASCE 1 /* user asce needs fixup / uaccess */
  15. #define CIF_NOHZ_DELAY 2 /* delay HZ disable for a tick */
  16. #define CIF_FPU 3 /* restore FPU registers */
  17. #define CIF_IGNORE_IRQ 4 /* ignore interrupt (for udelay) */
  18. #define CIF_ENABLED_WAIT 5 /* in enabled wait state */
  19. #define _CIF_MCCK_PENDING _BITUL(CIF_MCCK_PENDING)
  20. #define _CIF_ASCE _BITUL(CIF_ASCE)
  21. #define _CIF_NOHZ_DELAY _BITUL(CIF_NOHZ_DELAY)
  22. #define _CIF_FPU _BITUL(CIF_FPU)
  23. #define _CIF_IGNORE_IRQ _BITUL(CIF_IGNORE_IRQ)
  24. #define _CIF_ENABLED_WAIT _BITUL(CIF_ENABLED_WAIT)
  25. #ifndef __ASSEMBLY__
  26. #include <linux/linkage.h>
  27. #include <linux/irqflags.h>
  28. #include <asm/cpu.h>
  29. #include <asm/page.h>
  30. #include <asm/ptrace.h>
  31. #include <asm/setup.h>
  32. #include <asm/runtime_instr.h>
  33. #include <asm/fpu/types.h>
  34. #include <asm/fpu/internal.h>
  35. static inline void set_cpu_flag(int flag)
  36. {
  37. S390_lowcore.cpu_flags |= (1UL << flag);
  38. }
  39. static inline void clear_cpu_flag(int flag)
  40. {
  41. S390_lowcore.cpu_flags &= ~(1UL << flag);
  42. }
  43. static inline int test_cpu_flag(int flag)
  44. {
  45. return !!(S390_lowcore.cpu_flags & (1UL << flag));
  46. }
  47. /*
  48. * Test CIF flag of another CPU. The caller needs to ensure that
  49. * CPU hotplug can not happen, e.g. by disabling preemption.
  50. */
  51. static inline int test_cpu_flag_of(int flag, int cpu)
  52. {
  53. struct lowcore *lc = lowcore_ptr[cpu];
  54. return !!(lc->cpu_flags & (1UL << flag));
  55. }
  56. #define arch_needs_cpu() test_cpu_flag(CIF_NOHZ_DELAY)
  57. /*
  58. * Default implementation of macro that returns current
  59. * instruction pointer ("program counter").
  60. */
  61. #define current_text_addr() ({ void *pc; asm("basr %0,0" : "=a" (pc)); pc; })
  62. static inline void get_cpu_id(struct cpuid *ptr)
  63. {
  64. asm volatile("stidp %0" : "=Q" (*ptr));
  65. }
  66. extern void s390_adjust_jiffies(void);
  67. extern const struct seq_operations cpuinfo_op;
  68. extern int sysctl_ieee_emulation_warnings;
  69. extern void execve_tail(void);
  70. /*
  71. * User space process size: 2GB for 31 bit, 4TB or 8PT for 64 bit.
  72. */
  73. #define TASK_SIZE_OF(tsk) ((tsk)->mm->context.asce_limit)
  74. #define TASK_UNMAPPED_BASE (test_thread_flag(TIF_31BIT) ? \
  75. (1UL << 30) : (1UL << 41))
  76. #define TASK_SIZE TASK_SIZE_OF(current)
  77. #define TASK_MAX_SIZE (1UL << 53)
  78. #define STACK_TOP (1UL << (test_thread_flag(TIF_31BIT) ? 31:42))
  79. #define STACK_TOP_MAX (1UL << 42)
  80. #define HAVE_ARCH_PICK_MMAP_LAYOUT
  81. typedef struct {
  82. __u32 ar4;
  83. } mm_segment_t;
  84. /*
  85. * Thread structure
  86. */
  87. struct thread_struct {
  88. unsigned int acrs[NUM_ACRS];
  89. unsigned long ksp; /* kernel stack pointer */
  90. mm_segment_t mm_segment;
  91. unsigned long gmap_addr; /* address of last gmap fault. */
  92. unsigned int gmap_write_flag; /* gmap fault write indication */
  93. unsigned int gmap_pfault; /* signal of a pending guest pfault */
  94. struct per_regs per_user; /* User specified PER registers */
  95. struct per_event per_event; /* Cause of the last PER trap */
  96. unsigned long per_flags; /* Flags to control debug behavior */
  97. /* pfault_wait is used to block the process on a pfault event */
  98. unsigned long pfault_wait;
  99. struct list_head list;
  100. /* cpu runtime instrumentation */
  101. struct runtime_instr_cb *ri_cb;
  102. unsigned char trap_tdb[256]; /* Transaction abort diagnose block */
  103. /*
  104. * Warning: 'fpu' is dynamically-sized. It *MUST* be at
  105. * the end.
  106. */
  107. struct fpu fpu; /* FP and VX register save area */
  108. };
  109. /* Flag to disable transactions. */
  110. #define PER_FLAG_NO_TE 1UL
  111. /* Flag to enable random transaction aborts. */
  112. #define PER_FLAG_TE_ABORT_RAND 2UL
  113. /* Flag to specify random transaction abort mode:
  114. * - abort each transaction at a random instruction before TEND if set.
  115. * - abort random transactions at a random instruction if cleared.
  116. */
  117. #define PER_FLAG_TE_ABORT_RAND_TEND 4UL
  118. typedef struct thread_struct thread_struct;
  119. /*
  120. * Stack layout of a C stack frame.
  121. */
  122. #ifndef __PACK_STACK
  123. struct stack_frame {
  124. unsigned long back_chain;
  125. unsigned long empty1[5];
  126. unsigned long gprs[10];
  127. unsigned int empty2[8];
  128. };
  129. #else
  130. struct stack_frame {
  131. unsigned long empty1[5];
  132. unsigned int empty2[8];
  133. unsigned long gprs[10];
  134. unsigned long back_chain;
  135. };
  136. #endif
  137. #define ARCH_MIN_TASKALIGN 8
  138. #define INIT_THREAD { \
  139. .ksp = sizeof(init_stack) + (unsigned long) &init_stack, \
  140. .fpu.regs = (void *) init_task.thread.fpu.fprs, \
  141. }
  142. /*
  143. * Do necessary setup to start up a new thread.
  144. */
  145. #define start_thread(regs, new_psw, new_stackp) do { \
  146. regs->psw.mask = PSW_USER_BITS | PSW_MASK_EA | PSW_MASK_BA; \
  147. regs->psw.addr = new_psw; \
  148. regs->gprs[15] = new_stackp; \
  149. execve_tail(); \
  150. } while (0)
  151. #define start_thread31(regs, new_psw, new_stackp) do { \
  152. regs->psw.mask = PSW_USER_BITS | PSW_MASK_BA; \
  153. regs->psw.addr = new_psw; \
  154. regs->gprs[15] = new_stackp; \
  155. crst_table_downgrade(current->mm); \
  156. execve_tail(); \
  157. } while (0)
  158. /* Forward declaration, a strange C thing */
  159. struct task_struct;
  160. struct mm_struct;
  161. struct seq_file;
  162. typedef int (*dump_trace_func_t)(void *data, unsigned long address);
  163. void dump_trace(dump_trace_func_t func, void *data,
  164. struct task_struct *task, unsigned long sp);
  165. void show_cacheinfo(struct seq_file *m);
  166. /* Free all resources held by a thread. */
  167. extern void release_thread(struct task_struct *);
  168. /*
  169. * Return saved PC of a blocked thread.
  170. */
  171. extern unsigned long thread_saved_pc(struct task_struct *t);
  172. unsigned long get_wchan(struct task_struct *p);
  173. #define task_pt_regs(tsk) ((struct pt_regs *) \
  174. (task_stack_page(tsk) + THREAD_SIZE) - 1)
  175. #define KSTK_EIP(tsk) (task_pt_regs(tsk)->psw.addr)
  176. #define KSTK_ESP(tsk) (task_pt_regs(tsk)->gprs[15])
  177. /* Has task runtime instrumentation enabled ? */
  178. #define is_ri_task(tsk) (!!(tsk)->thread.ri_cb)
  179. static inline unsigned long current_stack_pointer(void)
  180. {
  181. unsigned long sp;
  182. asm volatile("la %0,0(15)" : "=a" (sp));
  183. return sp;
  184. }
  185. static inline unsigned short stap(void)
  186. {
  187. unsigned short cpu_address;
  188. asm volatile("stap %0" : "=m" (cpu_address));
  189. return cpu_address;
  190. }
  191. /*
  192. * Give up the time slice of the virtual PU.
  193. */
  194. void cpu_relax(void);
  195. #define cpu_relax_lowlatency() barrier()
  196. static inline void psw_set_key(unsigned int key)
  197. {
  198. asm volatile("spka 0(%0)" : : "d" (key));
  199. }
  200. /*
  201. * Set PSW to specified value.
  202. */
  203. static inline void __load_psw(psw_t psw)
  204. {
  205. asm volatile("lpswe %0" : : "Q" (psw) : "cc");
  206. }
  207. /*
  208. * Set PSW mask to specified value, while leaving the
  209. * PSW addr pointing to the next instruction.
  210. */
  211. static inline void __load_psw_mask(unsigned long mask)
  212. {
  213. unsigned long addr;
  214. psw_t psw;
  215. psw.mask = mask;
  216. asm volatile(
  217. " larl %0,1f\n"
  218. " stg %0,%O1+8(%R1)\n"
  219. " lpswe %1\n"
  220. "1:"
  221. : "=&d" (addr), "=Q" (psw) : "Q" (psw) : "memory", "cc");
  222. }
  223. /*
  224. * Extract current PSW mask
  225. */
  226. static inline unsigned long __extract_psw(void)
  227. {
  228. unsigned int reg1, reg2;
  229. asm volatile("epsw %0,%1" : "=d" (reg1), "=a" (reg2));
  230. return (((unsigned long) reg1) << 32) | ((unsigned long) reg2);
  231. }
  232. static inline void local_mcck_enable(void)
  233. {
  234. __load_psw_mask(__extract_psw() | PSW_MASK_MCHECK);
  235. }
  236. static inline void local_mcck_disable(void)
  237. {
  238. __load_psw_mask(__extract_psw() & ~PSW_MASK_MCHECK);
  239. }
  240. /*
  241. * Rewind PSW instruction address by specified number of bytes.
  242. */
  243. static inline unsigned long __rewind_psw(psw_t psw, unsigned long ilc)
  244. {
  245. unsigned long mask;
  246. mask = (psw.mask & PSW_MASK_EA) ? -1UL :
  247. (psw.mask & PSW_MASK_BA) ? (1UL << 31) - 1 :
  248. (1UL << 24) - 1;
  249. return (psw.addr - ilc) & mask;
  250. }
  251. /*
  252. * Function to stop a processor until the next interrupt occurs
  253. */
  254. void enabled_wait(void);
  255. /*
  256. * Function to drop a processor into disabled wait state
  257. */
  258. static inline void __noreturn disabled_wait(unsigned long code)
  259. {
  260. psw_t psw;
  261. psw.mask = PSW_MASK_BASE | PSW_MASK_WAIT | PSW_MASK_BA | PSW_MASK_EA;
  262. psw.addr = code;
  263. __load_psw(psw);
  264. while (1);
  265. }
  266. /*
  267. * Basic Machine Check/Program Check Handler.
  268. */
  269. extern void s390_base_mcck_handler(void);
  270. extern void s390_base_pgm_handler(void);
  271. extern void s390_base_ext_handler(void);
  272. extern void (*s390_base_mcck_handler_fn)(void);
  273. extern void (*s390_base_pgm_handler_fn)(void);
  274. extern void (*s390_base_ext_handler_fn)(void);
  275. #define ARCH_LOW_ADDRESS_LIMIT 0x7fffffffUL
  276. extern int memcpy_real(void *, void *, size_t);
  277. extern void memcpy_absolute(void *, void *, size_t);
  278. #define mem_assign_absolute(dest, val) { \
  279. __typeof__(dest) __tmp = (val); \
  280. \
  281. BUILD_BUG_ON(sizeof(__tmp) != sizeof(val)); \
  282. memcpy_absolute(&(dest), &__tmp, sizeof(__tmp)); \
  283. }
  284. #endif /* __ASSEMBLY__ */
  285. #endif /* __ASM_S390_PROCESSOR_H */