radeon_audio.c 25 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764
  1. /*
  2. * Copyright 2014 Advanced Micro Devices, Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. * Authors: Slava Grigorev <slava.grigorev@amd.com>
  23. */
  24. #include <linux/gcd.h>
  25. #include <drm/drmP.h>
  26. #include <drm/drm_crtc.h>
  27. #include "radeon.h"
  28. #include "atom.h"
  29. #include "radeon_audio.h"
  30. void r600_audio_enable(struct radeon_device *rdev, struct r600_audio_pin *pin,
  31. u8 enable_mask);
  32. void dce4_audio_enable(struct radeon_device *rdev, struct r600_audio_pin *pin,
  33. u8 enable_mask);
  34. void dce6_audio_enable(struct radeon_device *rdev, struct r600_audio_pin *pin,
  35. u8 enable_mask);
  36. u32 dce6_endpoint_rreg(struct radeon_device *rdev, u32 offset, u32 reg);
  37. void dce6_endpoint_wreg(struct radeon_device *rdev,
  38. u32 offset, u32 reg, u32 v);
  39. void dce3_2_afmt_write_sad_regs(struct drm_encoder *encoder,
  40. struct cea_sad *sads, int sad_count);
  41. void evergreen_hdmi_write_sad_regs(struct drm_encoder *encoder,
  42. struct cea_sad *sads, int sad_count);
  43. void dce6_afmt_write_sad_regs(struct drm_encoder *encoder,
  44. struct cea_sad *sads, int sad_count);
  45. void dce3_2_afmt_hdmi_write_speaker_allocation(struct drm_encoder *encoder,
  46. u8 *sadb, int sad_count);
  47. void dce3_2_afmt_dp_write_speaker_allocation(struct drm_encoder *encoder,
  48. u8 *sadb, int sad_count);
  49. void dce4_afmt_hdmi_write_speaker_allocation(struct drm_encoder *encoder,
  50. u8 *sadb, int sad_count);
  51. void dce4_afmt_dp_write_speaker_allocation(struct drm_encoder *encoder,
  52. u8 *sadb, int sad_count);
  53. void dce6_afmt_hdmi_write_speaker_allocation(struct drm_encoder *encoder,
  54. u8 *sadb, int sad_count);
  55. void dce6_afmt_dp_write_speaker_allocation(struct drm_encoder *encoder,
  56. u8 *sadb, int sad_count);
  57. void dce4_afmt_write_latency_fields(struct drm_encoder *encoder,
  58. struct drm_connector *connector, struct drm_display_mode *mode);
  59. void dce6_afmt_write_latency_fields(struct drm_encoder *encoder,
  60. struct drm_connector *connector, struct drm_display_mode *mode);
  61. struct r600_audio_pin* r600_audio_get_pin(struct radeon_device *rdev);
  62. struct r600_audio_pin* dce6_audio_get_pin(struct radeon_device *rdev);
  63. void dce6_afmt_select_pin(struct drm_encoder *encoder);
  64. void r600_hdmi_audio_set_dto(struct radeon_device *rdev,
  65. struct radeon_crtc *crtc, unsigned int clock);
  66. void dce3_2_audio_set_dto(struct radeon_device *rdev,
  67. struct radeon_crtc *crtc, unsigned int clock);
  68. void dce4_hdmi_audio_set_dto(struct radeon_device *rdev,
  69. struct radeon_crtc *crtc, unsigned int clock);
  70. void dce4_dp_audio_set_dto(struct radeon_device *rdev,
  71. struct radeon_crtc *crtc, unsigned int clock);
  72. void dce6_hdmi_audio_set_dto(struct radeon_device *rdev,
  73. struct radeon_crtc *crtc, unsigned int clock);
  74. void dce6_dp_audio_set_dto(struct radeon_device *rdev,
  75. struct radeon_crtc *crtc, unsigned int clock);
  76. void r600_set_avi_packet(struct radeon_device *rdev, u32 offset,
  77. unsigned char *buffer, size_t size);
  78. void evergreen_set_avi_packet(struct radeon_device *rdev, u32 offset,
  79. unsigned char *buffer, size_t size);
  80. void r600_hdmi_update_acr(struct drm_encoder *encoder, long offset,
  81. const struct radeon_hdmi_acr *acr);
  82. void dce3_2_hdmi_update_acr(struct drm_encoder *encoder, long offset,
  83. const struct radeon_hdmi_acr *acr);
  84. void evergreen_hdmi_update_acr(struct drm_encoder *encoder, long offset,
  85. const struct radeon_hdmi_acr *acr);
  86. void r600_set_vbi_packet(struct drm_encoder *encoder, u32 offset);
  87. void dce4_set_vbi_packet(struct drm_encoder *encoder, u32 offset);
  88. void dce4_hdmi_set_color_depth(struct drm_encoder *encoder,
  89. u32 offset, int bpc);
  90. void r600_set_audio_packet(struct drm_encoder *encoder, u32 offset);
  91. void dce3_2_set_audio_packet(struct drm_encoder *encoder, u32 offset);
  92. void dce4_set_audio_packet(struct drm_encoder *encoder, u32 offset);
  93. void r600_set_mute(struct drm_encoder *encoder, u32 offset, bool mute);
  94. void dce3_2_set_mute(struct drm_encoder *encoder, u32 offset, bool mute);
  95. void dce4_set_mute(struct drm_encoder *encoder, u32 offset, bool mute);
  96. static void radeon_audio_hdmi_mode_set(struct drm_encoder *encoder,
  97. struct drm_display_mode *mode);
  98. static void radeon_audio_dp_mode_set(struct drm_encoder *encoder,
  99. struct drm_display_mode *mode);
  100. void r600_hdmi_enable(struct drm_encoder *encoder, bool enable);
  101. void evergreen_hdmi_enable(struct drm_encoder *encoder, bool enable);
  102. void evergreen_dp_enable(struct drm_encoder *encoder, bool enable);
  103. void dce6_dp_enable(struct drm_encoder *encoder, bool enable);
  104. static const u32 pin_offsets[7] =
  105. {
  106. (0x5e00 - 0x5e00),
  107. (0x5e18 - 0x5e00),
  108. (0x5e30 - 0x5e00),
  109. (0x5e48 - 0x5e00),
  110. (0x5e60 - 0x5e00),
  111. (0x5e78 - 0x5e00),
  112. (0x5e90 - 0x5e00),
  113. };
  114. static u32 radeon_audio_rreg(struct radeon_device *rdev, u32 offset, u32 reg)
  115. {
  116. return RREG32(reg);
  117. }
  118. static void radeon_audio_wreg(struct radeon_device *rdev, u32 offset,
  119. u32 reg, u32 v)
  120. {
  121. WREG32(reg, v);
  122. }
  123. static struct radeon_audio_basic_funcs r600_funcs = {
  124. .endpoint_rreg = radeon_audio_rreg,
  125. .endpoint_wreg = radeon_audio_wreg,
  126. .enable = r600_audio_enable,
  127. };
  128. static struct radeon_audio_basic_funcs dce32_funcs = {
  129. .endpoint_rreg = radeon_audio_rreg,
  130. .endpoint_wreg = radeon_audio_wreg,
  131. .enable = r600_audio_enable,
  132. };
  133. static struct radeon_audio_basic_funcs dce4_funcs = {
  134. .endpoint_rreg = radeon_audio_rreg,
  135. .endpoint_wreg = radeon_audio_wreg,
  136. .enable = dce4_audio_enable,
  137. };
  138. static struct radeon_audio_basic_funcs dce6_funcs = {
  139. .endpoint_rreg = dce6_endpoint_rreg,
  140. .endpoint_wreg = dce6_endpoint_wreg,
  141. .enable = dce6_audio_enable,
  142. };
  143. static struct radeon_audio_funcs r600_hdmi_funcs = {
  144. .get_pin = r600_audio_get_pin,
  145. .set_dto = r600_hdmi_audio_set_dto,
  146. .update_acr = r600_hdmi_update_acr,
  147. .set_vbi_packet = r600_set_vbi_packet,
  148. .set_avi_packet = r600_set_avi_packet,
  149. .set_audio_packet = r600_set_audio_packet,
  150. .set_mute = r600_set_mute,
  151. .mode_set = radeon_audio_hdmi_mode_set,
  152. .dpms = r600_hdmi_enable,
  153. };
  154. static struct radeon_audio_funcs dce32_hdmi_funcs = {
  155. .get_pin = r600_audio_get_pin,
  156. .write_sad_regs = dce3_2_afmt_write_sad_regs,
  157. .write_speaker_allocation = dce3_2_afmt_hdmi_write_speaker_allocation,
  158. .set_dto = dce3_2_audio_set_dto,
  159. .update_acr = dce3_2_hdmi_update_acr,
  160. .set_vbi_packet = r600_set_vbi_packet,
  161. .set_avi_packet = r600_set_avi_packet,
  162. .set_audio_packet = dce3_2_set_audio_packet,
  163. .set_mute = dce3_2_set_mute,
  164. .mode_set = radeon_audio_hdmi_mode_set,
  165. .dpms = r600_hdmi_enable,
  166. };
  167. static struct radeon_audio_funcs dce32_dp_funcs = {
  168. .get_pin = r600_audio_get_pin,
  169. .write_sad_regs = dce3_2_afmt_write_sad_regs,
  170. .write_speaker_allocation = dce3_2_afmt_dp_write_speaker_allocation,
  171. .set_dto = dce3_2_audio_set_dto,
  172. .set_avi_packet = r600_set_avi_packet,
  173. .set_audio_packet = dce3_2_set_audio_packet,
  174. };
  175. static struct radeon_audio_funcs dce4_hdmi_funcs = {
  176. .get_pin = r600_audio_get_pin,
  177. .write_sad_regs = evergreen_hdmi_write_sad_regs,
  178. .write_speaker_allocation = dce4_afmt_hdmi_write_speaker_allocation,
  179. .write_latency_fields = dce4_afmt_write_latency_fields,
  180. .set_dto = dce4_hdmi_audio_set_dto,
  181. .update_acr = evergreen_hdmi_update_acr,
  182. .set_vbi_packet = dce4_set_vbi_packet,
  183. .set_color_depth = dce4_hdmi_set_color_depth,
  184. .set_avi_packet = evergreen_set_avi_packet,
  185. .set_audio_packet = dce4_set_audio_packet,
  186. .set_mute = dce4_set_mute,
  187. .mode_set = radeon_audio_hdmi_mode_set,
  188. .dpms = evergreen_hdmi_enable,
  189. };
  190. static struct radeon_audio_funcs dce4_dp_funcs = {
  191. .get_pin = r600_audio_get_pin,
  192. .write_sad_regs = evergreen_hdmi_write_sad_regs,
  193. .write_speaker_allocation = dce4_afmt_dp_write_speaker_allocation,
  194. .write_latency_fields = dce4_afmt_write_latency_fields,
  195. .set_dto = dce4_dp_audio_set_dto,
  196. .set_avi_packet = evergreen_set_avi_packet,
  197. .set_audio_packet = dce4_set_audio_packet,
  198. .mode_set = radeon_audio_dp_mode_set,
  199. .dpms = evergreen_dp_enable,
  200. };
  201. static struct radeon_audio_funcs dce6_hdmi_funcs = {
  202. .select_pin = dce6_afmt_select_pin,
  203. .get_pin = dce6_audio_get_pin,
  204. .write_sad_regs = dce6_afmt_write_sad_regs,
  205. .write_speaker_allocation = dce6_afmt_hdmi_write_speaker_allocation,
  206. .write_latency_fields = dce6_afmt_write_latency_fields,
  207. .set_dto = dce6_hdmi_audio_set_dto,
  208. .update_acr = evergreen_hdmi_update_acr,
  209. .set_vbi_packet = dce4_set_vbi_packet,
  210. .set_color_depth = dce4_hdmi_set_color_depth,
  211. .set_avi_packet = evergreen_set_avi_packet,
  212. .set_audio_packet = dce4_set_audio_packet,
  213. .set_mute = dce4_set_mute,
  214. .mode_set = radeon_audio_hdmi_mode_set,
  215. .dpms = evergreen_hdmi_enable,
  216. };
  217. static struct radeon_audio_funcs dce6_dp_funcs = {
  218. .select_pin = dce6_afmt_select_pin,
  219. .get_pin = dce6_audio_get_pin,
  220. .write_sad_regs = dce6_afmt_write_sad_regs,
  221. .write_speaker_allocation = dce6_afmt_dp_write_speaker_allocation,
  222. .write_latency_fields = dce6_afmt_write_latency_fields,
  223. .set_dto = dce6_dp_audio_set_dto,
  224. .set_avi_packet = evergreen_set_avi_packet,
  225. .set_audio_packet = dce4_set_audio_packet,
  226. .mode_set = radeon_audio_dp_mode_set,
  227. .dpms = dce6_dp_enable,
  228. };
  229. static void radeon_audio_interface_init(struct radeon_device *rdev)
  230. {
  231. if (ASIC_IS_DCE6(rdev)) {
  232. rdev->audio.funcs = &dce6_funcs;
  233. rdev->audio.hdmi_funcs = &dce6_hdmi_funcs;
  234. rdev->audio.dp_funcs = &dce6_dp_funcs;
  235. } else if (ASIC_IS_DCE4(rdev)) {
  236. rdev->audio.funcs = &dce4_funcs;
  237. rdev->audio.hdmi_funcs = &dce4_hdmi_funcs;
  238. rdev->audio.dp_funcs = &dce4_dp_funcs;
  239. } else if (ASIC_IS_DCE32(rdev)) {
  240. rdev->audio.funcs = &dce32_funcs;
  241. rdev->audio.hdmi_funcs = &dce32_hdmi_funcs;
  242. rdev->audio.dp_funcs = &dce32_dp_funcs;
  243. } else {
  244. rdev->audio.funcs = &r600_funcs;
  245. rdev->audio.hdmi_funcs = &r600_hdmi_funcs;
  246. rdev->audio.dp_funcs = 0;
  247. }
  248. }
  249. static int radeon_audio_chipset_supported(struct radeon_device *rdev)
  250. {
  251. return ASIC_IS_DCE2(rdev) && !ASIC_IS_NODCE(rdev);
  252. }
  253. int radeon_audio_init(struct radeon_device *rdev)
  254. {
  255. int i;
  256. if (!radeon_audio || !radeon_audio_chipset_supported(rdev))
  257. return 0;
  258. rdev->audio.enabled = true;
  259. if (ASIC_IS_DCE83(rdev)) /* KB: 2 streams, 3 endpoints */
  260. rdev->audio.num_pins = 3;
  261. else if (ASIC_IS_DCE81(rdev)) /* KV: 4 streams, 7 endpoints */
  262. rdev->audio.num_pins = 7;
  263. else if (ASIC_IS_DCE8(rdev)) /* BN/HW: 6 streams, 7 endpoints */
  264. rdev->audio.num_pins = 7;
  265. else if (ASIC_IS_DCE64(rdev)) /* OL: 2 streams, 2 endpoints */
  266. rdev->audio.num_pins = 2;
  267. else if (ASIC_IS_DCE61(rdev)) /* TN: 4 streams, 6 endpoints */
  268. rdev->audio.num_pins = 6;
  269. else if (ASIC_IS_DCE6(rdev)) /* SI: 6 streams, 6 endpoints */
  270. rdev->audio.num_pins = 6;
  271. else
  272. rdev->audio.num_pins = 1;
  273. for (i = 0; i < rdev->audio.num_pins; i++) {
  274. rdev->audio.pin[i].channels = -1;
  275. rdev->audio.pin[i].rate = -1;
  276. rdev->audio.pin[i].bits_per_sample = -1;
  277. rdev->audio.pin[i].status_bits = 0;
  278. rdev->audio.pin[i].category_code = 0;
  279. rdev->audio.pin[i].connected = false;
  280. rdev->audio.pin[i].offset = pin_offsets[i];
  281. rdev->audio.pin[i].id = i;
  282. }
  283. radeon_audio_interface_init(rdev);
  284. /* disable audio. it will be set up later */
  285. for (i = 0; i < rdev->audio.num_pins; i++)
  286. radeon_audio_enable(rdev, &rdev->audio.pin[i], false);
  287. return 0;
  288. }
  289. u32 radeon_audio_endpoint_rreg(struct radeon_device *rdev, u32 offset, u32 reg)
  290. {
  291. if (rdev->audio.funcs->endpoint_rreg)
  292. return rdev->audio.funcs->endpoint_rreg(rdev, offset, reg);
  293. return 0;
  294. }
  295. void radeon_audio_endpoint_wreg(struct radeon_device *rdev, u32 offset,
  296. u32 reg, u32 v)
  297. {
  298. if (rdev->audio.funcs->endpoint_wreg)
  299. rdev->audio.funcs->endpoint_wreg(rdev, offset, reg, v);
  300. }
  301. static void radeon_audio_write_sad_regs(struct drm_encoder *encoder)
  302. {
  303. struct radeon_encoder *radeon_encoder;
  304. struct drm_connector *connector;
  305. struct radeon_connector *radeon_connector = NULL;
  306. struct cea_sad *sads;
  307. int sad_count;
  308. list_for_each_entry(connector,
  309. &encoder->dev->mode_config.connector_list, head) {
  310. if (connector->encoder == encoder) {
  311. radeon_connector = to_radeon_connector(connector);
  312. break;
  313. }
  314. }
  315. if (!radeon_connector) {
  316. DRM_ERROR("Couldn't find encoder's connector\n");
  317. return;
  318. }
  319. sad_count = drm_edid_to_sad(radeon_connector_edid(connector), &sads);
  320. if (sad_count <= 0) {
  321. DRM_ERROR("Couldn't read SADs: %d\n", sad_count);
  322. return;
  323. }
  324. BUG_ON(!sads);
  325. radeon_encoder = to_radeon_encoder(encoder);
  326. if (radeon_encoder->audio && radeon_encoder->audio->write_sad_regs)
  327. radeon_encoder->audio->write_sad_regs(encoder, sads, sad_count);
  328. kfree(sads);
  329. }
  330. static void radeon_audio_write_speaker_allocation(struct drm_encoder *encoder)
  331. {
  332. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  333. struct drm_connector *connector;
  334. struct radeon_connector *radeon_connector = NULL;
  335. u8 *sadb = NULL;
  336. int sad_count;
  337. list_for_each_entry(connector,
  338. &encoder->dev->mode_config.connector_list, head) {
  339. if (connector->encoder == encoder) {
  340. radeon_connector = to_radeon_connector(connector);
  341. break;
  342. }
  343. }
  344. if (!radeon_connector) {
  345. DRM_ERROR("Couldn't find encoder's connector\n");
  346. return;
  347. }
  348. sad_count = drm_edid_to_speaker_allocation(
  349. radeon_connector_edid(connector), &sadb);
  350. if (sad_count < 0) {
  351. DRM_DEBUG("Couldn't read Speaker Allocation Data Block: %d\n",
  352. sad_count);
  353. sad_count = 0;
  354. }
  355. if (radeon_encoder->audio && radeon_encoder->audio->write_speaker_allocation)
  356. radeon_encoder->audio->write_speaker_allocation(encoder, sadb, sad_count);
  357. kfree(sadb);
  358. }
  359. static void radeon_audio_write_latency_fields(struct drm_encoder *encoder,
  360. struct drm_display_mode *mode)
  361. {
  362. struct radeon_encoder *radeon_encoder;
  363. struct drm_connector *connector;
  364. struct radeon_connector *radeon_connector = 0;
  365. list_for_each_entry(connector,
  366. &encoder->dev->mode_config.connector_list, head) {
  367. if (connector->encoder == encoder) {
  368. radeon_connector = to_radeon_connector(connector);
  369. break;
  370. }
  371. }
  372. if (!radeon_connector) {
  373. DRM_ERROR("Couldn't find encoder's connector\n");
  374. return;
  375. }
  376. radeon_encoder = to_radeon_encoder(encoder);
  377. if (radeon_encoder->audio && radeon_encoder->audio->write_latency_fields)
  378. radeon_encoder->audio->write_latency_fields(encoder, connector, mode);
  379. }
  380. struct r600_audio_pin* radeon_audio_get_pin(struct drm_encoder *encoder)
  381. {
  382. struct radeon_device *rdev = encoder->dev->dev_private;
  383. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  384. if (radeon_encoder->audio && radeon_encoder->audio->get_pin)
  385. return radeon_encoder->audio->get_pin(rdev);
  386. return NULL;
  387. }
  388. static void radeon_audio_select_pin(struct drm_encoder *encoder)
  389. {
  390. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  391. if (radeon_encoder->audio && radeon_encoder->audio->select_pin)
  392. radeon_encoder->audio->select_pin(encoder);
  393. }
  394. void radeon_audio_enable(struct radeon_device *rdev,
  395. struct r600_audio_pin *pin, u8 enable_mask)
  396. {
  397. if (rdev->audio.funcs->enable)
  398. rdev->audio.funcs->enable(rdev, pin, enable_mask);
  399. }
  400. void radeon_audio_detect(struct drm_connector *connector,
  401. enum drm_connector_status status)
  402. {
  403. struct radeon_device *rdev;
  404. struct radeon_encoder *radeon_encoder;
  405. struct radeon_encoder_atom_dig *dig;
  406. if (!connector || !connector->encoder)
  407. return;
  408. rdev = connector->encoder->dev->dev_private;
  409. radeon_encoder = to_radeon_encoder(connector->encoder);
  410. dig = radeon_encoder->enc_priv;
  411. if (status == connector_status_connected) {
  412. struct radeon_connector *radeon_connector;
  413. int sink_type;
  414. if (!drm_detect_monitor_audio(radeon_connector_edid(connector))) {
  415. radeon_encoder->audio = NULL;
  416. return;
  417. }
  418. radeon_connector = to_radeon_connector(connector);
  419. sink_type = radeon_dp_getsinktype(radeon_connector);
  420. if (connector->connector_type == DRM_MODE_CONNECTOR_DisplayPort &&
  421. sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT)
  422. radeon_encoder->audio = rdev->audio.dp_funcs;
  423. else
  424. radeon_encoder->audio = rdev->audio.hdmi_funcs;
  425. dig->afmt->pin = radeon_audio_get_pin(connector->encoder);
  426. radeon_audio_enable(rdev, dig->afmt->pin, 0xf);
  427. } else {
  428. radeon_audio_enable(rdev, dig->afmt->pin, 0);
  429. dig->afmt->pin = NULL;
  430. }
  431. }
  432. void radeon_audio_fini(struct radeon_device *rdev)
  433. {
  434. int i;
  435. if (!rdev->audio.enabled)
  436. return;
  437. for (i = 0; i < rdev->audio.num_pins; i++)
  438. radeon_audio_enable(rdev, &rdev->audio.pin[i], false);
  439. rdev->audio.enabled = false;
  440. }
  441. static void radeon_audio_set_dto(struct drm_encoder *encoder, unsigned int clock)
  442. {
  443. struct radeon_device *rdev = encoder->dev->dev_private;
  444. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  445. struct radeon_crtc *crtc = to_radeon_crtc(encoder->crtc);
  446. if (radeon_encoder->audio && radeon_encoder->audio->set_dto)
  447. radeon_encoder->audio->set_dto(rdev, crtc, clock);
  448. }
  449. static int radeon_audio_set_avi_packet(struct drm_encoder *encoder,
  450. struct drm_display_mode *mode)
  451. {
  452. struct radeon_device *rdev = encoder->dev->dev_private;
  453. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  454. struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
  455. u8 buffer[HDMI_INFOFRAME_HEADER_SIZE + HDMI_AVI_INFOFRAME_SIZE];
  456. struct hdmi_avi_infoframe frame;
  457. int err;
  458. err = drm_hdmi_avi_infoframe_from_display_mode(&frame, mode);
  459. if (err < 0) {
  460. DRM_ERROR("failed to setup AVI infoframe: %d\n", err);
  461. return err;
  462. }
  463. err = hdmi_avi_infoframe_pack(&frame, buffer, sizeof(buffer));
  464. if (err < 0) {
  465. DRM_ERROR("failed to pack AVI infoframe: %d\n", err);
  466. return err;
  467. }
  468. if (dig && dig->afmt &&
  469. radeon_encoder->audio && radeon_encoder->audio->set_avi_packet)
  470. radeon_encoder->audio->set_avi_packet(rdev, dig->afmt->offset,
  471. buffer, sizeof(buffer));
  472. return 0;
  473. }
  474. /*
  475. * calculate CTS and N values if they are not found in the table
  476. */
  477. static void radeon_audio_calc_cts(unsigned int clock, int *CTS, int *N, int freq)
  478. {
  479. int n, cts;
  480. unsigned long div, mul;
  481. /* Safe, but overly large values */
  482. n = 128 * freq;
  483. cts = clock * 1000;
  484. /* Smallest valid fraction */
  485. div = gcd(n, cts);
  486. n /= div;
  487. cts /= div;
  488. /*
  489. * The optimal N is 128*freq/1000. Calculate the closest larger
  490. * value that doesn't truncate any bits.
  491. */
  492. mul = ((128*freq/1000) + (n-1))/n;
  493. n *= mul;
  494. cts *= mul;
  495. /* Check that we are in spec (not always possible) */
  496. if (n < (128*freq/1500))
  497. printk(KERN_WARNING "Calculated ACR N value is too small. You may experience audio problems.\n");
  498. if (n > (128*freq/300))
  499. printk(KERN_WARNING "Calculated ACR N value is too large. You may experience audio problems.\n");
  500. *N = n;
  501. *CTS = cts;
  502. DRM_DEBUG("Calculated ACR timing N=%d CTS=%d for frequency %d\n",
  503. *N, *CTS, freq);
  504. }
  505. static const struct radeon_hdmi_acr* radeon_audio_acr(unsigned int clock)
  506. {
  507. static struct radeon_hdmi_acr res;
  508. u8 i;
  509. static const struct radeon_hdmi_acr hdmi_predefined_acr[] = {
  510. /* 32kHz 44.1kHz 48kHz */
  511. /* Clock N CTS N CTS N CTS */
  512. { 25175, 4096, 25175, 28224, 125875, 6144, 25175 }, /* 25,20/1.001 MHz */
  513. { 25200, 4096, 25200, 6272, 28000, 6144, 25200 }, /* 25.20 MHz */
  514. { 27000, 4096, 27000, 6272, 30000, 6144, 27000 }, /* 27.00 MHz */
  515. { 27027, 4096, 27027, 6272, 30030, 6144, 27027 }, /* 27.00*1.001 MHz */
  516. { 54000, 4096, 54000, 6272, 60000, 6144, 54000 }, /* 54.00 MHz */
  517. { 54054, 4096, 54054, 6272, 60060, 6144, 54054 }, /* 54.00*1.001 MHz */
  518. { 74176, 4096, 74176, 5733, 75335, 6144, 74176 }, /* 74.25/1.001 MHz */
  519. { 74250, 4096, 74250, 6272, 82500, 6144, 74250 }, /* 74.25 MHz */
  520. { 148352, 4096, 148352, 5733, 150670, 6144, 148352 }, /* 148.50/1.001 MHz */
  521. { 148500, 4096, 148500, 6272, 165000, 6144, 148500 }, /* 148.50 MHz */
  522. };
  523. /* Precalculated values for common clocks */
  524. for (i = 0; i < ARRAY_SIZE(hdmi_predefined_acr); i++)
  525. if (hdmi_predefined_acr[i].clock == clock)
  526. return &hdmi_predefined_acr[i];
  527. /* And odd clocks get manually calculated */
  528. radeon_audio_calc_cts(clock, &res.cts_32khz, &res.n_32khz, 32000);
  529. radeon_audio_calc_cts(clock, &res.cts_44_1khz, &res.n_44_1khz, 44100);
  530. radeon_audio_calc_cts(clock, &res.cts_48khz, &res.n_48khz, 48000);
  531. return &res;
  532. }
  533. /*
  534. * update the N and CTS parameters for a given pixel clock rate
  535. */
  536. static void radeon_audio_update_acr(struct drm_encoder *encoder, unsigned int clock)
  537. {
  538. const struct radeon_hdmi_acr *acr = radeon_audio_acr(clock);
  539. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  540. struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
  541. if (!dig || !dig->afmt)
  542. return;
  543. if (radeon_encoder->audio && radeon_encoder->audio->update_acr)
  544. radeon_encoder->audio->update_acr(encoder, dig->afmt->offset, acr);
  545. }
  546. static void radeon_audio_set_vbi_packet(struct drm_encoder *encoder)
  547. {
  548. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  549. struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
  550. if (!dig || !dig->afmt)
  551. return;
  552. if (radeon_encoder->audio && radeon_encoder->audio->set_vbi_packet)
  553. radeon_encoder->audio->set_vbi_packet(encoder, dig->afmt->offset);
  554. }
  555. static void radeon_hdmi_set_color_depth(struct drm_encoder *encoder)
  556. {
  557. int bpc = 8;
  558. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  559. struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
  560. if (!dig || !dig->afmt)
  561. return;
  562. if (encoder->crtc) {
  563. struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc);
  564. bpc = radeon_crtc->bpc;
  565. }
  566. if (radeon_encoder->audio && radeon_encoder->audio->set_color_depth)
  567. radeon_encoder->audio->set_color_depth(encoder, dig->afmt->offset, bpc);
  568. }
  569. static void radeon_audio_set_audio_packet(struct drm_encoder *encoder)
  570. {
  571. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  572. struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
  573. if (!dig || !dig->afmt)
  574. return;
  575. if (radeon_encoder->audio && radeon_encoder->audio->set_audio_packet)
  576. radeon_encoder->audio->set_audio_packet(encoder, dig->afmt->offset);
  577. }
  578. static void radeon_audio_set_mute(struct drm_encoder *encoder, bool mute)
  579. {
  580. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  581. struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
  582. if (!dig || !dig->afmt)
  583. return;
  584. if (radeon_encoder->audio && radeon_encoder->audio->set_mute)
  585. radeon_encoder->audio->set_mute(encoder, dig->afmt->offset, mute);
  586. }
  587. /*
  588. * update the info frames with the data from the current display mode
  589. */
  590. static void radeon_audio_hdmi_mode_set(struct drm_encoder *encoder,
  591. struct drm_display_mode *mode)
  592. {
  593. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  594. struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
  595. if (!dig || !dig->afmt)
  596. return;
  597. radeon_audio_set_mute(encoder, true);
  598. radeon_audio_write_speaker_allocation(encoder);
  599. radeon_audio_write_sad_regs(encoder);
  600. radeon_audio_write_latency_fields(encoder, mode);
  601. radeon_audio_set_dto(encoder, mode->clock);
  602. radeon_audio_set_vbi_packet(encoder);
  603. radeon_hdmi_set_color_depth(encoder);
  604. radeon_audio_update_acr(encoder, mode->clock);
  605. radeon_audio_set_audio_packet(encoder);
  606. radeon_audio_select_pin(encoder);
  607. if (radeon_audio_set_avi_packet(encoder, mode) < 0)
  608. return;
  609. radeon_audio_set_mute(encoder, false);
  610. }
  611. static void radeon_audio_dp_mode_set(struct drm_encoder *encoder,
  612. struct drm_display_mode *mode)
  613. {
  614. struct drm_device *dev = encoder->dev;
  615. struct radeon_device *rdev = dev->dev_private;
  616. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  617. struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
  618. struct drm_connector *connector = radeon_get_connector_for_encoder(encoder);
  619. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  620. struct radeon_connector_atom_dig *dig_connector =
  621. radeon_connector->con_priv;
  622. if (!dig || !dig->afmt)
  623. return;
  624. radeon_audio_write_speaker_allocation(encoder);
  625. radeon_audio_write_sad_regs(encoder);
  626. radeon_audio_write_latency_fields(encoder, mode);
  627. if (rdev->clock.dp_extclk || ASIC_IS_DCE5(rdev))
  628. radeon_audio_set_dto(encoder, rdev->clock.default_dispclk * 10);
  629. else
  630. radeon_audio_set_dto(encoder, dig_connector->dp_clock);
  631. radeon_audio_set_audio_packet(encoder);
  632. radeon_audio_select_pin(encoder);
  633. if (radeon_audio_set_avi_packet(encoder, mode) < 0)
  634. return;
  635. }
  636. void radeon_audio_mode_set(struct drm_encoder *encoder,
  637. struct drm_display_mode *mode)
  638. {
  639. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  640. if (radeon_encoder->audio && radeon_encoder->audio->mode_set)
  641. radeon_encoder->audio->mode_set(encoder, mode);
  642. }
  643. void radeon_audio_dpms(struct drm_encoder *encoder, int mode)
  644. {
  645. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  646. if (radeon_encoder->audio && radeon_encoder->audio->dpms)
  647. radeon_encoder->audio->dpms(encoder, mode == DRM_MODE_DPMS_ON);
  648. }