pxa3xx.dtsi 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123
  1. /* The pxa3xx skeleton simply augments the 2xx version */
  2. #include "pxa2xx.dtsi"
  3. / {
  4. model = "Marvell PXA3xx familiy SoC";
  5. compatible = "marvell,pxa3xx";
  6. pxabus {
  7. pdma: dma-controller@40000000 {
  8. compatible = "marvell,pdma-1.0";
  9. reg = <0x40000000 0x10000>;
  10. interrupts = <25>;
  11. #dma-channels = <32>;
  12. #dma-cells = <2>;
  13. #dma-requests = <100>;
  14. status = "okay";
  15. };
  16. pwri2c: i2c@40f500c0 {
  17. compatible = "mrvl,pwri2c";
  18. reg = <0x40f500c0 0x30>;
  19. interrupts = <6>;
  20. clocks = <&clks CLK_PWRI2C>;
  21. #address-cells = <0x1>;
  22. #size-cells = <0>;
  23. status = "disabled";
  24. };
  25. nand0: nand@43100000 {
  26. compatible = "marvell,pxa3xx-nand";
  27. reg = <0x43100000 90>;
  28. interrupts = <45>;
  29. clocks = <&clks CLK_NAND>;
  30. dmas = <&pdma 97>;
  31. dma-names = "data";
  32. #address-cells = <1>;
  33. #size-cells = <1>;
  34. status = "disabled";
  35. };
  36. pxairq: interrupt-controller@40d00000 {
  37. marvell,intc-priority;
  38. marvell,intc-nr-irqs = <56>;
  39. };
  40. gpio: gpio@40e00000 {
  41. compatible = "intel,pxa3xx-gpio";
  42. reg = <0x40e00000 0x10000>;
  43. clocks = <&clks CLK_GPIO>;
  44. interrupt-names = "gpio0", "gpio1", "gpio_mux";
  45. interrupts = <8 9 10>;
  46. gpio-controller;
  47. #gpio-cells = <0x2>;
  48. interrupt-controller;
  49. #interrupt-cells = <0x2>;
  50. };
  51. mmc0: mmc@41100000 {
  52. compatible = "marvell,pxa-mmc";
  53. reg = <0x41100000 0x1000>;
  54. interrupts = <23>;
  55. clocks = <&clks CLK_MMC>;
  56. dmas = <&pdma 21 3
  57. &pdma 22 3>;
  58. dma-names = "rx", "tx";
  59. status = "disabled";
  60. };
  61. mmc1: mmc@42000000 {
  62. compatible = "marvell,pxa-mmc";
  63. reg = <0x42000000 0x1000>;
  64. interrupts = <41>;
  65. clocks = <&clks CLK_MMC1>;
  66. dmas = <&pdma 93 3
  67. &pdma 94 3>;
  68. dma-names = "rx", "tx";
  69. status = "disabled";
  70. };
  71. mmc2: mmc@42500000 {
  72. compatible = "marvell,pxa-mmc";
  73. reg = <0x42500000 0x1000>;
  74. interrupts = <55>;
  75. clocks = <&clks CLK_MMC2>;
  76. dmas = <&pdma 46 3
  77. &pdma 47 3>;
  78. dma-names = "rx", "tx";
  79. status = "disabled";
  80. };
  81. pxa3xx_ohci: usb@4c000000 {
  82. compatible = "marvell,pxa-ohci";
  83. reg = <0x4c000000 0x10000>;
  84. interrupts = <3>;
  85. clocks = <&clks CLK_USBHOST>;
  86. status = "disabled";
  87. };
  88. };
  89. clocks {
  90. /*
  91. * The muxing of external clocks/internal dividers for osc* clock
  92. * sources has been hidden under the carpet by now.
  93. */
  94. #address-cells = <1>;
  95. #size-cells = <1>;
  96. ranges;
  97. clks: pxa3xx_clks@41300004 {
  98. compatible = "marvell,pxa300-clocks";
  99. #clock-cells = <1>;
  100. status = "okay";
  101. };
  102. };
  103. timer@40a00000 {
  104. compatible = "marvell,pxa-timer";
  105. reg = <0x40a00000 0x20>;
  106. interrupts = <26>;
  107. clocks = <&clks CLK_OSTIMER>;
  108. status = "okay";
  109. };
  110. };