processor.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444
  1. /*
  2. * Initial setup-routines for HP 9000 based hardware.
  3. *
  4. * Copyright (C) 1991, 1992, 1995 Linus Torvalds
  5. * Modifications for PA-RISC (C) 1999-2008 Helge Deller <deller@gmx.de>
  6. * Modifications copyright 1999 SuSE GmbH (Philipp Rumpf)
  7. * Modifications copyright 2000 Martin K. Petersen <mkp@mkp.net>
  8. * Modifications copyright 2000 Philipp Rumpf <prumpf@tux.org>
  9. * Modifications copyright 2001 Ryan Bradetich <rbradetich@uswest.net>
  10. *
  11. * Initial PA-RISC Version: 04-23-1999 by Helge Deller
  12. *
  13. * This program is free software; you can redistribute it and/or modify
  14. * it under the terms of the GNU General Public License as published by
  15. * the Free Software Foundation; either version 2, or (at your option)
  16. * any later version.
  17. *
  18. * This program is distributed in the hope that it will be useful,
  19. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  20. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  21. * GNU General Public License for more details.
  22. *
  23. * You should have received a copy of the GNU General Public License
  24. * along with this program; if not, write to the Free Software
  25. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  26. *
  27. */
  28. #include <linux/delay.h>
  29. #include <linux/init.h>
  30. #include <linux/mm.h>
  31. #include <linux/module.h>
  32. #include <linux/seq_file.h>
  33. #include <linux/slab.h>
  34. #include <linux/cpu.h>
  35. #include <asm/param.h>
  36. #include <asm/cache.h>
  37. #include <asm/hardware.h> /* for register_parisc_driver() stuff */
  38. #include <asm/processor.h>
  39. #include <asm/page.h>
  40. #include <asm/pdc.h>
  41. #include <asm/pdcpat.h>
  42. #include <asm/irq.h> /* for struct irq_region */
  43. #include <asm/parisc-device.h>
  44. struct system_cpuinfo_parisc boot_cpu_data __read_mostly;
  45. EXPORT_SYMBOL(boot_cpu_data);
  46. #ifdef CONFIG_PA8X00
  47. int _parisc_requires_coherency __read_mostly;
  48. EXPORT_SYMBOL(_parisc_requires_coherency);
  49. #endif
  50. DEFINE_PER_CPU(struct cpuinfo_parisc, cpu_data);
  51. extern int update_cr16_clocksource(void); /* from time.c */
  52. /*
  53. ** PARISC CPU driver - claim "device" and initialize CPU data structures.
  54. **
  55. ** Consolidate per CPU initialization into (mostly) one module.
  56. ** Monarch CPU will initialize boot_cpu_data which shouldn't
  57. ** change once the system has booted.
  58. **
  59. ** The callback *should* do per-instance initialization of
  60. ** everything including the monarch. "Per CPU" init code in
  61. ** setup.c:start_parisc() has migrated here and start_parisc()
  62. ** will call register_parisc_driver(&cpu_driver) before calling do_inventory().
  63. **
  64. ** The goal of consolidating CPU initialization into one place is
  65. ** to make sure all CPUs get initialized the same way.
  66. ** The code path not shared is how PDC hands control of the CPU to the OS.
  67. ** The initialization of OS data structures is the same (done below).
  68. */
  69. /**
  70. * init_cpu_profiler - enable/setup per cpu profiling hooks.
  71. * @cpunum: The processor instance.
  72. *
  73. * FIXME: doesn't do much yet...
  74. */
  75. static void
  76. init_percpu_prof(unsigned long cpunum)
  77. {
  78. struct cpuinfo_parisc *p;
  79. p = &per_cpu(cpu_data, cpunum);
  80. p->prof_counter = 1;
  81. p->prof_multiplier = 1;
  82. }
  83. /**
  84. * processor_probe - Determine if processor driver should claim this device.
  85. * @dev: The device which has been found.
  86. *
  87. * Determine if processor driver should claim this chip (return 0) or not
  88. * (return 1). If so, initialize the chip and tell other partners in crime
  89. * they have work to do.
  90. */
  91. static int processor_probe(struct parisc_device *dev)
  92. {
  93. unsigned long txn_addr;
  94. unsigned long cpuid;
  95. struct cpuinfo_parisc *p;
  96. #ifdef CONFIG_SMP
  97. if (num_online_cpus() >= nr_cpu_ids) {
  98. printk(KERN_INFO "num_online_cpus() >= nr_cpu_ids\n");
  99. return 1;
  100. }
  101. #else
  102. if (boot_cpu_data.cpu_count > 0) {
  103. printk(KERN_INFO "CONFIG_SMP=n ignoring additional CPUs\n");
  104. return 1;
  105. }
  106. #endif
  107. /* logical CPU ID and update global counter
  108. * May get overwritten by PAT code.
  109. */
  110. cpuid = boot_cpu_data.cpu_count;
  111. txn_addr = dev->hpa.start; /* for legacy PDC */
  112. #ifdef CONFIG_64BIT
  113. if (is_pdc_pat()) {
  114. ulong status;
  115. unsigned long bytecnt;
  116. pdc_pat_cell_mod_maddr_block_t *pa_pdc_cell;
  117. #undef USE_PAT_CPUID
  118. #ifdef USE_PAT_CPUID
  119. struct pdc_pat_cpu_num cpu_info;
  120. #endif
  121. pa_pdc_cell = kmalloc(sizeof (*pa_pdc_cell), GFP_KERNEL);
  122. if (!pa_pdc_cell)
  123. panic("couldn't allocate memory for PDC_PAT_CELL!");
  124. status = pdc_pat_cell_module(&bytecnt, dev->pcell_loc,
  125. dev->mod_index, PA_VIEW, pa_pdc_cell);
  126. BUG_ON(PDC_OK != status);
  127. /* verify it's the same as what do_pat_inventory() found */
  128. BUG_ON(dev->mod_info != pa_pdc_cell->mod_info);
  129. BUG_ON(dev->pmod_loc != pa_pdc_cell->mod_location);
  130. txn_addr = pa_pdc_cell->mod[0]; /* id_eid for IO sapic */
  131. kfree(pa_pdc_cell);
  132. #ifdef USE_PAT_CPUID
  133. /* We need contiguous numbers for cpuid. Firmware's notion
  134. * of cpuid is for physical CPUs and we just don't care yet.
  135. * We'll care when we need to query PAT PDC about a CPU *after*
  136. * boot time (ie shutdown a CPU from an OS perspective).
  137. */
  138. /* get the cpu number */
  139. status = pdc_pat_cpu_get_number(&cpu_info, dev->hpa.start);
  140. BUG_ON(PDC_OK != status);
  141. if (cpu_info.cpu_num >= NR_CPUS) {
  142. printk(KERN_WARNING "IGNORING CPU at 0x%x,"
  143. " cpu_slot_id > NR_CPUS"
  144. " (%ld > %d)\n",
  145. dev->hpa.start, cpu_info.cpu_num, NR_CPUS);
  146. /* Ignore CPU since it will only crash */
  147. boot_cpu_data.cpu_count--;
  148. return 1;
  149. } else {
  150. cpuid = cpu_info.cpu_num;
  151. }
  152. #endif
  153. }
  154. #endif
  155. p = &per_cpu(cpu_data, cpuid);
  156. boot_cpu_data.cpu_count++;
  157. /* initialize counters - CPU 0 gets it_value set in time_init() */
  158. if (cpuid)
  159. memset(p, 0, sizeof(struct cpuinfo_parisc));
  160. p->loops_per_jiffy = loops_per_jiffy;
  161. p->dev = dev; /* Save IODC data in case we need it */
  162. p->hpa = dev->hpa.start; /* save CPU hpa */
  163. p->cpuid = cpuid; /* save CPU id */
  164. p->txn_addr = txn_addr; /* save CPU IRQ address */
  165. #ifdef CONFIG_SMP
  166. /*
  167. ** FIXME: review if any other initialization is clobbered
  168. ** for boot_cpu by the above memset().
  169. */
  170. init_percpu_prof(cpuid);
  171. #endif
  172. /*
  173. ** CONFIG_SMP: init_smp_config() will attempt to get CPUs into
  174. ** OS control. RENDEZVOUS is the default state - see mem_set above.
  175. ** p->state = STATE_RENDEZVOUS;
  176. */
  177. #if 0
  178. /* CPU 0 IRQ table is statically allocated/initialized */
  179. if (cpuid) {
  180. struct irqaction actions[];
  181. /*
  182. ** itimer and ipi IRQ handlers are statically initialized in
  183. ** arch/parisc/kernel/irq.c. ie Don't need to register them.
  184. */
  185. actions = kmalloc(sizeof(struct irqaction)*MAX_CPU_IRQ, GFP_ATOMIC);
  186. if (!actions) {
  187. /* not getting it's own table, share with monarch */
  188. actions = cpu_irq_actions[0];
  189. }
  190. cpu_irq_actions[cpuid] = actions;
  191. }
  192. #endif
  193. /*
  194. * Bring this CPU up now! (ignore bootstrap cpuid == 0)
  195. */
  196. #ifdef CONFIG_SMP
  197. if (cpuid) {
  198. set_cpu_present(cpuid, true);
  199. cpu_up(cpuid);
  200. }
  201. #endif
  202. /* If we've registered more than one cpu,
  203. * we'll use the jiffies clocksource since cr16
  204. * is not synchronized between CPUs.
  205. */
  206. update_cr16_clocksource();
  207. return 0;
  208. }
  209. /**
  210. * collect_boot_cpu_data - Fill the boot_cpu_data structure.
  211. *
  212. * This function collects and stores the generic processor information
  213. * in the boot_cpu_data structure.
  214. */
  215. void __init collect_boot_cpu_data(void)
  216. {
  217. memset(&boot_cpu_data, 0, sizeof(boot_cpu_data));
  218. boot_cpu_data.cpu_hz = 100 * PAGE0->mem_10msec; /* Hz of this PARISC */
  219. /* get CPU-Model Information... */
  220. #define p ((unsigned long *)&boot_cpu_data.pdc.model)
  221. if (pdc_model_info(&boot_cpu_data.pdc.model) == PDC_OK)
  222. printk(KERN_INFO
  223. "model %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx %08lx\n",
  224. p[0], p[1], p[2], p[3], p[4], p[5], p[6], p[7], p[8]);
  225. #undef p
  226. if (pdc_model_versions(&boot_cpu_data.pdc.versions, 0) == PDC_OK)
  227. printk(KERN_INFO "vers %08lx\n",
  228. boot_cpu_data.pdc.versions);
  229. if (pdc_model_cpuid(&boot_cpu_data.pdc.cpuid) == PDC_OK)
  230. printk(KERN_INFO "CPUID vers %ld rev %ld (0x%08lx)\n",
  231. (boot_cpu_data.pdc.cpuid >> 5) & 127,
  232. boot_cpu_data.pdc.cpuid & 31,
  233. boot_cpu_data.pdc.cpuid);
  234. if (pdc_model_capabilities(&boot_cpu_data.pdc.capabilities) == PDC_OK)
  235. printk(KERN_INFO "capabilities 0x%lx\n",
  236. boot_cpu_data.pdc.capabilities);
  237. if (pdc_model_sysmodel(boot_cpu_data.pdc.sys_model_name) == PDC_OK)
  238. printk(KERN_INFO "model %s\n",
  239. boot_cpu_data.pdc.sys_model_name);
  240. boot_cpu_data.hversion = boot_cpu_data.pdc.model.hversion;
  241. boot_cpu_data.sversion = boot_cpu_data.pdc.model.sversion;
  242. boot_cpu_data.cpu_type = parisc_get_cpu_type(boot_cpu_data.hversion);
  243. boot_cpu_data.cpu_name = cpu_name_version[boot_cpu_data.cpu_type][0];
  244. boot_cpu_data.family_name = cpu_name_version[boot_cpu_data.cpu_type][1];
  245. #ifdef CONFIG_PA8X00
  246. _parisc_requires_coherency = (boot_cpu_data.cpu_type == mako) ||
  247. (boot_cpu_data.cpu_type == mako2);
  248. #endif
  249. }
  250. /**
  251. * init_per_cpu - Handle individual processor initializations.
  252. * @cpunum: logical processor number.
  253. *
  254. * This function handles initialization for *every* CPU
  255. * in the system:
  256. *
  257. * o Set "default" CPU width for trap handlers
  258. *
  259. * o Enable FP coprocessor
  260. * REVISIT: this could be done in the "code 22" trap handler.
  261. * (frowands idea - that way we know which processes need FP
  262. * registers saved on the interrupt stack.)
  263. * NEWS FLASH: wide kernels need FP coprocessor enabled to handle
  264. * formatted printing of %lx for example (double divides I think)
  265. *
  266. * o Enable CPU profiling hooks.
  267. */
  268. int init_per_cpu(int cpunum)
  269. {
  270. int ret;
  271. struct pdc_coproc_cfg coproc_cfg;
  272. set_firmware_width();
  273. ret = pdc_coproc_cfg(&coproc_cfg);
  274. if(ret >= 0 && coproc_cfg.ccr_functional) {
  275. mtctl(coproc_cfg.ccr_functional, 10); /* 10 == Coprocessor Control Reg */
  276. /* FWIW, FP rev/model is a more accurate way to determine
  277. ** CPU type. CPU rev/model has some ambiguous cases.
  278. */
  279. per_cpu(cpu_data, cpunum).fp_rev = coproc_cfg.revision;
  280. per_cpu(cpu_data, cpunum).fp_model = coproc_cfg.model;
  281. if (cpunum == 0)
  282. printk(KERN_INFO "FP[%d] enabled: Rev %ld Model %ld\n",
  283. cpunum, coproc_cfg.revision, coproc_cfg.model);
  284. /*
  285. ** store status register to stack (hopefully aligned)
  286. ** and clear the T-bit.
  287. */
  288. asm volatile ("fstd %fr0,8(%sp)");
  289. } else {
  290. printk(KERN_WARNING "WARNING: No FP CoProcessor?!"
  291. " (coproc_cfg.ccr_functional == 0x%lx, expected 0xc0)\n"
  292. #ifdef CONFIG_64BIT
  293. "Halting Machine - FP required\n"
  294. #endif
  295. , coproc_cfg.ccr_functional);
  296. #ifdef CONFIG_64BIT
  297. mdelay(100); /* previous chars get pushed to console */
  298. panic("FP CoProc not reported");
  299. #endif
  300. }
  301. /* FUTURE: Enable Performance Monitor : ccr bit 0x20 */
  302. init_percpu_prof(cpunum);
  303. return ret;
  304. }
  305. /*
  306. * Display CPU info for all CPUs.
  307. */
  308. int
  309. show_cpuinfo (struct seq_file *m, void *v)
  310. {
  311. unsigned long cpu;
  312. for_each_online_cpu(cpu) {
  313. const struct cpuinfo_parisc *cpuinfo = &per_cpu(cpu_data, cpu);
  314. #ifdef CONFIG_SMP
  315. if (0 == cpuinfo->hpa)
  316. continue;
  317. #endif
  318. seq_printf(m, "processor\t: %lu\n"
  319. "cpu family\t: PA-RISC %s\n",
  320. cpu, boot_cpu_data.family_name);
  321. seq_printf(m, "cpu\t\t: %s\n", boot_cpu_data.cpu_name );
  322. /* cpu MHz */
  323. seq_printf(m, "cpu MHz\t\t: %d.%06d\n",
  324. boot_cpu_data.cpu_hz / 1000000,
  325. boot_cpu_data.cpu_hz % 1000000 );
  326. seq_printf(m, "capabilities\t:");
  327. if (boot_cpu_data.pdc.capabilities & PDC_MODEL_OS32)
  328. seq_puts(m, " os32");
  329. if (boot_cpu_data.pdc.capabilities & PDC_MODEL_OS64)
  330. seq_puts(m, " os64");
  331. if (boot_cpu_data.pdc.capabilities & PDC_MODEL_IOPDIR_FDC)
  332. seq_puts(m, " iopdir_fdc");
  333. switch (boot_cpu_data.pdc.capabilities & PDC_MODEL_NVA_MASK) {
  334. case PDC_MODEL_NVA_SUPPORTED:
  335. seq_puts(m, " nva_supported");
  336. break;
  337. case PDC_MODEL_NVA_SLOW:
  338. seq_puts(m, " nva_slow");
  339. break;
  340. case PDC_MODEL_NVA_UNSUPPORTED:
  341. seq_puts(m, " needs_equivalent_aliasing");
  342. break;
  343. }
  344. seq_printf(m, " (0x%02lx)\n", boot_cpu_data.pdc.capabilities);
  345. seq_printf(m, "model\t\t: %s\n"
  346. "model name\t: %s\n",
  347. boot_cpu_data.pdc.sys_model_name,
  348. cpuinfo->dev ?
  349. cpuinfo->dev->name : "Unknown");
  350. seq_printf(m, "hversion\t: 0x%08x\n"
  351. "sversion\t: 0x%08x\n",
  352. boot_cpu_data.hversion,
  353. boot_cpu_data.sversion );
  354. /* print cachesize info */
  355. show_cache_info(m);
  356. seq_printf(m, "bogomips\t: %lu.%02lu\n",
  357. cpuinfo->loops_per_jiffy / (500000 / HZ),
  358. (cpuinfo->loops_per_jiffy / (5000 / HZ)) % 100);
  359. seq_printf(m, "software id\t: %ld\n\n",
  360. boot_cpu_data.pdc.model.sw_id);
  361. }
  362. return 0;
  363. }
  364. static const struct parisc_device_id processor_tbl[] = {
  365. { HPHW_NPROC, HVERSION_REV_ANY_ID, HVERSION_ANY_ID, SVERSION_ANY_ID },
  366. { 0, }
  367. };
  368. static struct parisc_driver cpu_driver = {
  369. .name = "CPU",
  370. .id_table = processor_tbl,
  371. .probe = processor_probe
  372. };
  373. /**
  374. * processor_init - Processor initialization procedure.
  375. *
  376. * Register this driver.
  377. */
  378. void __init processor_init(void)
  379. {
  380. register_parisc_driver(&cpu_driver);
  381. }