wmi.c 262 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600660166026603660466056606660766086609661066116612661366146615661666176618661966206621662266236624662566266627662866296630663166326633663466356636663766386639664066416642664366446645664666476648664966506651665266536654665566566657665866596660666166626663666466656666666766686669667066716672667366746675667666776678667966806681668266836684668566866687668866896690669166926693669466956696669766986699670067016702670367046705670667076708670967106711671267136714671567166717671867196720672167226723672467256726672767286729673067316732673367346735673667376738673967406741674267436744674567466747674867496750675167526753675467556756675767586759676067616762676367646765676667676768676967706771677267736774677567766777677867796780678167826783678467856786678767886789679067916792679367946795679667976798679968006801680268036804680568066807680868096810681168126813681468156816681768186819682068216822682368246825682668276828682968306831683268336834683568366837683868396840684168426843684468456846684768486849685068516852685368546855685668576858685968606861686268636864686568666867686868696870687168726873687468756876687768786879688068816882688368846885688668876888688968906891689268936894689568966897689868996900690169026903690469056906690769086909691069116912691369146915691669176918691969206921692269236924692569266927692869296930693169326933693469356936693769386939694069416942694369446945694669476948694969506951695269536954695569566957695869596960696169626963696469656966696769686969697069716972697369746975697669776978697969806981698269836984698569866987698869896990699169926993699469956996699769986999700070017002700370047005700670077008700970107011701270137014701570167017701870197020702170227023702470257026702770287029703070317032703370347035703670377038703970407041704270437044704570467047704870497050705170527053705470557056705770587059706070617062706370647065706670677068706970707071707270737074707570767077707870797080708170827083708470857086708770887089709070917092709370947095709670977098709971007101710271037104710571067107710871097110711171127113711471157116711771187119712071217122712371247125712671277128712971307131713271337134713571367137713871397140714171427143714471457146714771487149715071517152715371547155715671577158715971607161716271637164716571667167716871697170717171727173717471757176717771787179718071817182718371847185718671877188718971907191719271937194719571967197719871997200720172027203720472057206720772087209721072117212721372147215721672177218721972207221722272237224722572267227722872297230723172327233723472357236723772387239724072417242724372447245724672477248724972507251725272537254725572567257725872597260726172627263726472657266726772687269727072717272727372747275727672777278727972807281728272837284728572867287728872897290729172927293729472957296729772987299730073017302730373047305730673077308730973107311731273137314731573167317731873197320732173227323732473257326732773287329733073317332733373347335733673377338733973407341734273437344734573467347734873497350735173527353735473557356735773587359736073617362736373647365736673677368736973707371737273737374737573767377737873797380738173827383738473857386738773887389739073917392739373947395739673977398739974007401740274037404740574067407740874097410741174127413741474157416741774187419742074217422742374247425742674277428742974307431743274337434743574367437743874397440744174427443744474457446744774487449745074517452745374547455745674577458745974607461746274637464746574667467746874697470747174727473747474757476747774787479748074817482748374847485748674877488748974907491749274937494749574967497749874997500750175027503750475057506750775087509751075117512751375147515751675177518751975207521752275237524752575267527752875297530753175327533753475357536753775387539754075417542754375447545754675477548754975507551755275537554755575567557755875597560756175627563756475657566756775687569757075717572757375747575757675777578757975807581758275837584758575867587758875897590759175927593759475957596759775987599760076017602760376047605760676077608760976107611761276137614761576167617761876197620762176227623762476257626762776287629763076317632763376347635763676377638763976407641764276437644764576467647764876497650765176527653765476557656765776587659766076617662766376647665766676677668766976707671767276737674767576767677767876797680768176827683768476857686768776887689769076917692769376947695769676977698769977007701770277037704770577067707770877097710771177127713771477157716771777187719772077217722772377247725772677277728772977307731773277337734773577367737773877397740774177427743774477457746774777487749775077517752775377547755775677577758775977607761776277637764776577667767776877697770777177727773777477757776777777787779778077817782778377847785778677877788778977907791779277937794779577967797779877997800780178027803780478057806780778087809781078117812781378147815781678177818781978207821782278237824782578267827782878297830783178327833783478357836783778387839784078417842784378447845784678477848784978507851785278537854785578567857785878597860786178627863786478657866786778687869787078717872787378747875787678777878787978807881788278837884788578867887788878897890789178927893789478957896789778987899790079017902790379047905790679077908790979107911791279137914791579167917791879197920792179227923792479257926792779287929793079317932793379347935793679377938793979407941794279437944
  1. /*
  2. * Copyright (c) 2005-2011 Atheros Communications Inc.
  3. * Copyright (c) 2011-2013 Qualcomm Atheros, Inc.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for any
  6. * purpose with or without fee is hereby granted, provided that the above
  7. * copyright notice and this permission notice appear in all copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  10. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  11. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  12. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  13. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  14. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  15. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  16. */
  17. #include <linux/skbuff.h>
  18. #include <linux/ctype.h>
  19. #include "core.h"
  20. #include "htc.h"
  21. #include "debug.h"
  22. #include "wmi.h"
  23. #include "wmi-tlv.h"
  24. #include "mac.h"
  25. #include "testmode.h"
  26. #include "wmi-ops.h"
  27. #include "p2p.h"
  28. #include "hw.h"
  29. /* MAIN WMI cmd track */
  30. static struct wmi_cmd_map wmi_cmd_map = {
  31. .init_cmdid = WMI_INIT_CMDID,
  32. .start_scan_cmdid = WMI_START_SCAN_CMDID,
  33. .stop_scan_cmdid = WMI_STOP_SCAN_CMDID,
  34. .scan_chan_list_cmdid = WMI_SCAN_CHAN_LIST_CMDID,
  35. .scan_sch_prio_tbl_cmdid = WMI_SCAN_SCH_PRIO_TBL_CMDID,
  36. .pdev_set_regdomain_cmdid = WMI_PDEV_SET_REGDOMAIN_CMDID,
  37. .pdev_set_channel_cmdid = WMI_PDEV_SET_CHANNEL_CMDID,
  38. .pdev_set_param_cmdid = WMI_PDEV_SET_PARAM_CMDID,
  39. .pdev_pktlog_enable_cmdid = WMI_PDEV_PKTLOG_ENABLE_CMDID,
  40. .pdev_pktlog_disable_cmdid = WMI_PDEV_PKTLOG_DISABLE_CMDID,
  41. .pdev_set_wmm_params_cmdid = WMI_PDEV_SET_WMM_PARAMS_CMDID,
  42. .pdev_set_ht_cap_ie_cmdid = WMI_PDEV_SET_HT_CAP_IE_CMDID,
  43. .pdev_set_vht_cap_ie_cmdid = WMI_PDEV_SET_VHT_CAP_IE_CMDID,
  44. .pdev_set_dscp_tid_map_cmdid = WMI_PDEV_SET_DSCP_TID_MAP_CMDID,
  45. .pdev_set_quiet_mode_cmdid = WMI_PDEV_SET_QUIET_MODE_CMDID,
  46. .pdev_green_ap_ps_enable_cmdid = WMI_PDEV_GREEN_AP_PS_ENABLE_CMDID,
  47. .pdev_get_tpc_config_cmdid = WMI_PDEV_GET_TPC_CONFIG_CMDID,
  48. .pdev_set_base_macaddr_cmdid = WMI_PDEV_SET_BASE_MACADDR_CMDID,
  49. .vdev_create_cmdid = WMI_VDEV_CREATE_CMDID,
  50. .vdev_delete_cmdid = WMI_VDEV_DELETE_CMDID,
  51. .vdev_start_request_cmdid = WMI_VDEV_START_REQUEST_CMDID,
  52. .vdev_restart_request_cmdid = WMI_VDEV_RESTART_REQUEST_CMDID,
  53. .vdev_up_cmdid = WMI_VDEV_UP_CMDID,
  54. .vdev_stop_cmdid = WMI_VDEV_STOP_CMDID,
  55. .vdev_down_cmdid = WMI_VDEV_DOWN_CMDID,
  56. .vdev_set_param_cmdid = WMI_VDEV_SET_PARAM_CMDID,
  57. .vdev_install_key_cmdid = WMI_VDEV_INSTALL_KEY_CMDID,
  58. .peer_create_cmdid = WMI_PEER_CREATE_CMDID,
  59. .peer_delete_cmdid = WMI_PEER_DELETE_CMDID,
  60. .peer_flush_tids_cmdid = WMI_PEER_FLUSH_TIDS_CMDID,
  61. .peer_set_param_cmdid = WMI_PEER_SET_PARAM_CMDID,
  62. .peer_assoc_cmdid = WMI_PEER_ASSOC_CMDID,
  63. .peer_add_wds_entry_cmdid = WMI_PEER_ADD_WDS_ENTRY_CMDID,
  64. .peer_remove_wds_entry_cmdid = WMI_PEER_REMOVE_WDS_ENTRY_CMDID,
  65. .peer_mcast_group_cmdid = WMI_PEER_MCAST_GROUP_CMDID,
  66. .bcn_tx_cmdid = WMI_BCN_TX_CMDID,
  67. .pdev_send_bcn_cmdid = WMI_PDEV_SEND_BCN_CMDID,
  68. .bcn_tmpl_cmdid = WMI_BCN_TMPL_CMDID,
  69. .bcn_filter_rx_cmdid = WMI_BCN_FILTER_RX_CMDID,
  70. .prb_req_filter_rx_cmdid = WMI_PRB_REQ_FILTER_RX_CMDID,
  71. .mgmt_tx_cmdid = WMI_MGMT_TX_CMDID,
  72. .prb_tmpl_cmdid = WMI_PRB_TMPL_CMDID,
  73. .addba_clear_resp_cmdid = WMI_ADDBA_CLEAR_RESP_CMDID,
  74. .addba_send_cmdid = WMI_ADDBA_SEND_CMDID,
  75. .addba_status_cmdid = WMI_ADDBA_STATUS_CMDID,
  76. .delba_send_cmdid = WMI_DELBA_SEND_CMDID,
  77. .addba_set_resp_cmdid = WMI_ADDBA_SET_RESP_CMDID,
  78. .send_singleamsdu_cmdid = WMI_SEND_SINGLEAMSDU_CMDID,
  79. .sta_powersave_mode_cmdid = WMI_STA_POWERSAVE_MODE_CMDID,
  80. .sta_powersave_param_cmdid = WMI_STA_POWERSAVE_PARAM_CMDID,
  81. .sta_mimo_ps_mode_cmdid = WMI_STA_MIMO_PS_MODE_CMDID,
  82. .pdev_dfs_enable_cmdid = WMI_PDEV_DFS_ENABLE_CMDID,
  83. .pdev_dfs_disable_cmdid = WMI_PDEV_DFS_DISABLE_CMDID,
  84. .roam_scan_mode = WMI_ROAM_SCAN_MODE,
  85. .roam_scan_rssi_threshold = WMI_ROAM_SCAN_RSSI_THRESHOLD,
  86. .roam_scan_period = WMI_ROAM_SCAN_PERIOD,
  87. .roam_scan_rssi_change_threshold = WMI_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,
  88. .roam_ap_profile = WMI_ROAM_AP_PROFILE,
  89. .ofl_scan_add_ap_profile = WMI_ROAM_AP_PROFILE,
  90. .ofl_scan_remove_ap_profile = WMI_OFL_SCAN_REMOVE_AP_PROFILE,
  91. .ofl_scan_period = WMI_OFL_SCAN_PERIOD,
  92. .p2p_dev_set_device_info = WMI_P2P_DEV_SET_DEVICE_INFO,
  93. .p2p_dev_set_discoverability = WMI_P2P_DEV_SET_DISCOVERABILITY,
  94. .p2p_go_set_beacon_ie = WMI_P2P_GO_SET_BEACON_IE,
  95. .p2p_go_set_probe_resp_ie = WMI_P2P_GO_SET_PROBE_RESP_IE,
  96. .p2p_set_vendor_ie_data_cmdid = WMI_P2P_SET_VENDOR_IE_DATA_CMDID,
  97. .ap_ps_peer_param_cmdid = WMI_AP_PS_PEER_PARAM_CMDID,
  98. .ap_ps_peer_uapsd_coex_cmdid = WMI_AP_PS_PEER_UAPSD_COEX_CMDID,
  99. .peer_rate_retry_sched_cmdid = WMI_PEER_RATE_RETRY_SCHED_CMDID,
  100. .wlan_profile_trigger_cmdid = WMI_WLAN_PROFILE_TRIGGER_CMDID,
  101. .wlan_profile_set_hist_intvl_cmdid =
  102. WMI_WLAN_PROFILE_SET_HIST_INTVL_CMDID,
  103. .wlan_profile_get_profile_data_cmdid =
  104. WMI_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,
  105. .wlan_profile_enable_profile_id_cmdid =
  106. WMI_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,
  107. .wlan_profile_list_profile_id_cmdid =
  108. WMI_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,
  109. .pdev_suspend_cmdid = WMI_PDEV_SUSPEND_CMDID,
  110. .pdev_resume_cmdid = WMI_PDEV_RESUME_CMDID,
  111. .add_bcn_filter_cmdid = WMI_ADD_BCN_FILTER_CMDID,
  112. .rmv_bcn_filter_cmdid = WMI_RMV_BCN_FILTER_CMDID,
  113. .wow_add_wake_pattern_cmdid = WMI_WOW_ADD_WAKE_PATTERN_CMDID,
  114. .wow_del_wake_pattern_cmdid = WMI_WOW_DEL_WAKE_PATTERN_CMDID,
  115. .wow_enable_disable_wake_event_cmdid =
  116. WMI_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,
  117. .wow_enable_cmdid = WMI_WOW_ENABLE_CMDID,
  118. .wow_hostwakeup_from_sleep_cmdid = WMI_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,
  119. .rtt_measreq_cmdid = WMI_RTT_MEASREQ_CMDID,
  120. .rtt_tsf_cmdid = WMI_RTT_TSF_CMDID,
  121. .vdev_spectral_scan_configure_cmdid =
  122. WMI_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID,
  123. .vdev_spectral_scan_enable_cmdid = WMI_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,
  124. .request_stats_cmdid = WMI_REQUEST_STATS_CMDID,
  125. .set_arp_ns_offload_cmdid = WMI_SET_ARP_NS_OFFLOAD_CMDID,
  126. .network_list_offload_config_cmdid =
  127. WMI_NETWORK_LIST_OFFLOAD_CONFIG_CMDID,
  128. .gtk_offload_cmdid = WMI_GTK_OFFLOAD_CMDID,
  129. .csa_offload_enable_cmdid = WMI_CSA_OFFLOAD_ENABLE_CMDID,
  130. .csa_offload_chanswitch_cmdid = WMI_CSA_OFFLOAD_CHANSWITCH_CMDID,
  131. .chatter_set_mode_cmdid = WMI_CHATTER_SET_MODE_CMDID,
  132. .peer_tid_addba_cmdid = WMI_PEER_TID_ADDBA_CMDID,
  133. .peer_tid_delba_cmdid = WMI_PEER_TID_DELBA_CMDID,
  134. .sta_dtim_ps_method_cmdid = WMI_STA_DTIM_PS_METHOD_CMDID,
  135. .sta_uapsd_auto_trig_cmdid = WMI_STA_UAPSD_AUTO_TRIG_CMDID,
  136. .sta_keepalive_cmd = WMI_STA_KEEPALIVE_CMD,
  137. .echo_cmdid = WMI_ECHO_CMDID,
  138. .pdev_utf_cmdid = WMI_PDEV_UTF_CMDID,
  139. .dbglog_cfg_cmdid = WMI_DBGLOG_CFG_CMDID,
  140. .pdev_qvit_cmdid = WMI_PDEV_QVIT_CMDID,
  141. .pdev_ftm_intg_cmdid = WMI_PDEV_FTM_INTG_CMDID,
  142. .vdev_set_keepalive_cmdid = WMI_VDEV_SET_KEEPALIVE_CMDID,
  143. .vdev_get_keepalive_cmdid = WMI_VDEV_GET_KEEPALIVE_CMDID,
  144. .force_fw_hang_cmdid = WMI_FORCE_FW_HANG_CMDID,
  145. .gpio_config_cmdid = WMI_GPIO_CONFIG_CMDID,
  146. .gpio_output_cmdid = WMI_GPIO_OUTPUT_CMDID,
  147. .pdev_get_temperature_cmdid = WMI_CMD_UNSUPPORTED,
  148. .pdev_enable_adaptive_cca_cmdid = WMI_CMD_UNSUPPORTED,
  149. .scan_update_request_cmdid = WMI_CMD_UNSUPPORTED,
  150. .vdev_standby_response_cmdid = WMI_CMD_UNSUPPORTED,
  151. .vdev_resume_response_cmdid = WMI_CMD_UNSUPPORTED,
  152. .wlan_peer_caching_add_peer_cmdid = WMI_CMD_UNSUPPORTED,
  153. .wlan_peer_caching_evict_peer_cmdid = WMI_CMD_UNSUPPORTED,
  154. .wlan_peer_caching_restore_peer_cmdid = WMI_CMD_UNSUPPORTED,
  155. .wlan_peer_caching_print_all_peers_info_cmdid = WMI_CMD_UNSUPPORTED,
  156. .peer_update_wds_entry_cmdid = WMI_CMD_UNSUPPORTED,
  157. .peer_add_proxy_sta_entry_cmdid = WMI_CMD_UNSUPPORTED,
  158. .rtt_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  159. .oem_req_cmdid = WMI_CMD_UNSUPPORTED,
  160. .nan_cmdid = WMI_CMD_UNSUPPORTED,
  161. .vdev_ratemask_cmdid = WMI_CMD_UNSUPPORTED,
  162. .qboost_cfg_cmdid = WMI_CMD_UNSUPPORTED,
  163. .pdev_smart_ant_enable_cmdid = WMI_CMD_UNSUPPORTED,
  164. .pdev_smart_ant_set_rx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
  165. .peer_smart_ant_set_tx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
  166. .peer_smart_ant_set_train_info_cmdid = WMI_CMD_UNSUPPORTED,
  167. .peer_smart_ant_set_node_config_ops_cmdid = WMI_CMD_UNSUPPORTED,
  168. .pdev_set_antenna_switch_table_cmdid = WMI_CMD_UNSUPPORTED,
  169. .pdev_set_ctl_table_cmdid = WMI_CMD_UNSUPPORTED,
  170. .pdev_set_mimogain_table_cmdid = WMI_CMD_UNSUPPORTED,
  171. .pdev_ratepwr_table_cmdid = WMI_CMD_UNSUPPORTED,
  172. .pdev_ratepwr_chainmsk_table_cmdid = WMI_CMD_UNSUPPORTED,
  173. .pdev_fips_cmdid = WMI_CMD_UNSUPPORTED,
  174. .tt_set_conf_cmdid = WMI_CMD_UNSUPPORTED,
  175. .fwtest_cmdid = WMI_CMD_UNSUPPORTED,
  176. .vdev_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
  177. .peer_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
  178. .pdev_get_ani_cck_config_cmdid = WMI_CMD_UNSUPPORTED,
  179. .pdev_get_ani_ofdm_config_cmdid = WMI_CMD_UNSUPPORTED,
  180. .pdev_reserve_ast_entry_cmdid = WMI_CMD_UNSUPPORTED,
  181. .pdev_get_nfcal_power_cmdid = WMI_CMD_UNSUPPORTED,
  182. .pdev_get_tpc_cmdid = WMI_CMD_UNSUPPORTED,
  183. .pdev_get_ast_info_cmdid = WMI_CMD_UNSUPPORTED,
  184. .vdev_set_dscp_tid_map_cmdid = WMI_CMD_UNSUPPORTED,
  185. .pdev_get_info_cmdid = WMI_CMD_UNSUPPORTED,
  186. .vdev_get_info_cmdid = WMI_CMD_UNSUPPORTED,
  187. .vdev_filter_neighbor_rx_packets_cmdid = WMI_CMD_UNSUPPORTED,
  188. .mu_cal_start_cmdid = WMI_CMD_UNSUPPORTED,
  189. .set_cca_params_cmdid = WMI_CMD_UNSUPPORTED,
  190. .pdev_bss_chan_info_request_cmdid = WMI_CMD_UNSUPPORTED,
  191. };
  192. /* 10.X WMI cmd track */
  193. static struct wmi_cmd_map wmi_10x_cmd_map = {
  194. .init_cmdid = WMI_10X_INIT_CMDID,
  195. .start_scan_cmdid = WMI_10X_START_SCAN_CMDID,
  196. .stop_scan_cmdid = WMI_10X_STOP_SCAN_CMDID,
  197. .scan_chan_list_cmdid = WMI_10X_SCAN_CHAN_LIST_CMDID,
  198. .scan_sch_prio_tbl_cmdid = WMI_CMD_UNSUPPORTED,
  199. .pdev_set_regdomain_cmdid = WMI_10X_PDEV_SET_REGDOMAIN_CMDID,
  200. .pdev_set_channel_cmdid = WMI_10X_PDEV_SET_CHANNEL_CMDID,
  201. .pdev_set_param_cmdid = WMI_10X_PDEV_SET_PARAM_CMDID,
  202. .pdev_pktlog_enable_cmdid = WMI_10X_PDEV_PKTLOG_ENABLE_CMDID,
  203. .pdev_pktlog_disable_cmdid = WMI_10X_PDEV_PKTLOG_DISABLE_CMDID,
  204. .pdev_set_wmm_params_cmdid = WMI_10X_PDEV_SET_WMM_PARAMS_CMDID,
  205. .pdev_set_ht_cap_ie_cmdid = WMI_10X_PDEV_SET_HT_CAP_IE_CMDID,
  206. .pdev_set_vht_cap_ie_cmdid = WMI_10X_PDEV_SET_VHT_CAP_IE_CMDID,
  207. .pdev_set_dscp_tid_map_cmdid = WMI_10X_PDEV_SET_DSCP_TID_MAP_CMDID,
  208. .pdev_set_quiet_mode_cmdid = WMI_10X_PDEV_SET_QUIET_MODE_CMDID,
  209. .pdev_green_ap_ps_enable_cmdid = WMI_10X_PDEV_GREEN_AP_PS_ENABLE_CMDID,
  210. .pdev_get_tpc_config_cmdid = WMI_10X_PDEV_GET_TPC_CONFIG_CMDID,
  211. .pdev_set_base_macaddr_cmdid = WMI_10X_PDEV_SET_BASE_MACADDR_CMDID,
  212. .vdev_create_cmdid = WMI_10X_VDEV_CREATE_CMDID,
  213. .vdev_delete_cmdid = WMI_10X_VDEV_DELETE_CMDID,
  214. .vdev_start_request_cmdid = WMI_10X_VDEV_START_REQUEST_CMDID,
  215. .vdev_restart_request_cmdid = WMI_10X_VDEV_RESTART_REQUEST_CMDID,
  216. .vdev_up_cmdid = WMI_10X_VDEV_UP_CMDID,
  217. .vdev_stop_cmdid = WMI_10X_VDEV_STOP_CMDID,
  218. .vdev_down_cmdid = WMI_10X_VDEV_DOWN_CMDID,
  219. .vdev_set_param_cmdid = WMI_10X_VDEV_SET_PARAM_CMDID,
  220. .vdev_install_key_cmdid = WMI_10X_VDEV_INSTALL_KEY_CMDID,
  221. .peer_create_cmdid = WMI_10X_PEER_CREATE_CMDID,
  222. .peer_delete_cmdid = WMI_10X_PEER_DELETE_CMDID,
  223. .peer_flush_tids_cmdid = WMI_10X_PEER_FLUSH_TIDS_CMDID,
  224. .peer_set_param_cmdid = WMI_10X_PEER_SET_PARAM_CMDID,
  225. .peer_assoc_cmdid = WMI_10X_PEER_ASSOC_CMDID,
  226. .peer_add_wds_entry_cmdid = WMI_10X_PEER_ADD_WDS_ENTRY_CMDID,
  227. .peer_remove_wds_entry_cmdid = WMI_10X_PEER_REMOVE_WDS_ENTRY_CMDID,
  228. .peer_mcast_group_cmdid = WMI_10X_PEER_MCAST_GROUP_CMDID,
  229. .bcn_tx_cmdid = WMI_10X_BCN_TX_CMDID,
  230. .pdev_send_bcn_cmdid = WMI_10X_PDEV_SEND_BCN_CMDID,
  231. .bcn_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
  232. .bcn_filter_rx_cmdid = WMI_10X_BCN_FILTER_RX_CMDID,
  233. .prb_req_filter_rx_cmdid = WMI_10X_PRB_REQ_FILTER_RX_CMDID,
  234. .mgmt_tx_cmdid = WMI_10X_MGMT_TX_CMDID,
  235. .prb_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
  236. .addba_clear_resp_cmdid = WMI_10X_ADDBA_CLEAR_RESP_CMDID,
  237. .addba_send_cmdid = WMI_10X_ADDBA_SEND_CMDID,
  238. .addba_status_cmdid = WMI_10X_ADDBA_STATUS_CMDID,
  239. .delba_send_cmdid = WMI_10X_DELBA_SEND_CMDID,
  240. .addba_set_resp_cmdid = WMI_10X_ADDBA_SET_RESP_CMDID,
  241. .send_singleamsdu_cmdid = WMI_10X_SEND_SINGLEAMSDU_CMDID,
  242. .sta_powersave_mode_cmdid = WMI_10X_STA_POWERSAVE_MODE_CMDID,
  243. .sta_powersave_param_cmdid = WMI_10X_STA_POWERSAVE_PARAM_CMDID,
  244. .sta_mimo_ps_mode_cmdid = WMI_10X_STA_MIMO_PS_MODE_CMDID,
  245. .pdev_dfs_enable_cmdid = WMI_10X_PDEV_DFS_ENABLE_CMDID,
  246. .pdev_dfs_disable_cmdid = WMI_10X_PDEV_DFS_DISABLE_CMDID,
  247. .roam_scan_mode = WMI_10X_ROAM_SCAN_MODE,
  248. .roam_scan_rssi_threshold = WMI_10X_ROAM_SCAN_RSSI_THRESHOLD,
  249. .roam_scan_period = WMI_10X_ROAM_SCAN_PERIOD,
  250. .roam_scan_rssi_change_threshold =
  251. WMI_10X_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,
  252. .roam_ap_profile = WMI_10X_ROAM_AP_PROFILE,
  253. .ofl_scan_add_ap_profile = WMI_10X_OFL_SCAN_ADD_AP_PROFILE,
  254. .ofl_scan_remove_ap_profile = WMI_10X_OFL_SCAN_REMOVE_AP_PROFILE,
  255. .ofl_scan_period = WMI_10X_OFL_SCAN_PERIOD,
  256. .p2p_dev_set_device_info = WMI_10X_P2P_DEV_SET_DEVICE_INFO,
  257. .p2p_dev_set_discoverability = WMI_10X_P2P_DEV_SET_DISCOVERABILITY,
  258. .p2p_go_set_beacon_ie = WMI_10X_P2P_GO_SET_BEACON_IE,
  259. .p2p_go_set_probe_resp_ie = WMI_10X_P2P_GO_SET_PROBE_RESP_IE,
  260. .p2p_set_vendor_ie_data_cmdid = WMI_CMD_UNSUPPORTED,
  261. .ap_ps_peer_param_cmdid = WMI_10X_AP_PS_PEER_PARAM_CMDID,
  262. .ap_ps_peer_uapsd_coex_cmdid = WMI_CMD_UNSUPPORTED,
  263. .peer_rate_retry_sched_cmdid = WMI_10X_PEER_RATE_RETRY_SCHED_CMDID,
  264. .wlan_profile_trigger_cmdid = WMI_10X_WLAN_PROFILE_TRIGGER_CMDID,
  265. .wlan_profile_set_hist_intvl_cmdid =
  266. WMI_10X_WLAN_PROFILE_SET_HIST_INTVL_CMDID,
  267. .wlan_profile_get_profile_data_cmdid =
  268. WMI_10X_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,
  269. .wlan_profile_enable_profile_id_cmdid =
  270. WMI_10X_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,
  271. .wlan_profile_list_profile_id_cmdid =
  272. WMI_10X_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,
  273. .pdev_suspend_cmdid = WMI_10X_PDEV_SUSPEND_CMDID,
  274. .pdev_resume_cmdid = WMI_10X_PDEV_RESUME_CMDID,
  275. .add_bcn_filter_cmdid = WMI_10X_ADD_BCN_FILTER_CMDID,
  276. .rmv_bcn_filter_cmdid = WMI_10X_RMV_BCN_FILTER_CMDID,
  277. .wow_add_wake_pattern_cmdid = WMI_10X_WOW_ADD_WAKE_PATTERN_CMDID,
  278. .wow_del_wake_pattern_cmdid = WMI_10X_WOW_DEL_WAKE_PATTERN_CMDID,
  279. .wow_enable_disable_wake_event_cmdid =
  280. WMI_10X_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,
  281. .wow_enable_cmdid = WMI_10X_WOW_ENABLE_CMDID,
  282. .wow_hostwakeup_from_sleep_cmdid =
  283. WMI_10X_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,
  284. .rtt_measreq_cmdid = WMI_10X_RTT_MEASREQ_CMDID,
  285. .rtt_tsf_cmdid = WMI_10X_RTT_TSF_CMDID,
  286. .vdev_spectral_scan_configure_cmdid =
  287. WMI_10X_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID,
  288. .vdev_spectral_scan_enable_cmdid =
  289. WMI_10X_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,
  290. .request_stats_cmdid = WMI_10X_REQUEST_STATS_CMDID,
  291. .set_arp_ns_offload_cmdid = WMI_CMD_UNSUPPORTED,
  292. .network_list_offload_config_cmdid = WMI_CMD_UNSUPPORTED,
  293. .gtk_offload_cmdid = WMI_CMD_UNSUPPORTED,
  294. .csa_offload_enable_cmdid = WMI_CMD_UNSUPPORTED,
  295. .csa_offload_chanswitch_cmdid = WMI_CMD_UNSUPPORTED,
  296. .chatter_set_mode_cmdid = WMI_CMD_UNSUPPORTED,
  297. .peer_tid_addba_cmdid = WMI_CMD_UNSUPPORTED,
  298. .peer_tid_delba_cmdid = WMI_CMD_UNSUPPORTED,
  299. .sta_dtim_ps_method_cmdid = WMI_CMD_UNSUPPORTED,
  300. .sta_uapsd_auto_trig_cmdid = WMI_CMD_UNSUPPORTED,
  301. .sta_keepalive_cmd = WMI_CMD_UNSUPPORTED,
  302. .echo_cmdid = WMI_10X_ECHO_CMDID,
  303. .pdev_utf_cmdid = WMI_10X_PDEV_UTF_CMDID,
  304. .dbglog_cfg_cmdid = WMI_10X_DBGLOG_CFG_CMDID,
  305. .pdev_qvit_cmdid = WMI_10X_PDEV_QVIT_CMDID,
  306. .pdev_ftm_intg_cmdid = WMI_CMD_UNSUPPORTED,
  307. .vdev_set_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  308. .vdev_get_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  309. .force_fw_hang_cmdid = WMI_CMD_UNSUPPORTED,
  310. .gpio_config_cmdid = WMI_10X_GPIO_CONFIG_CMDID,
  311. .gpio_output_cmdid = WMI_10X_GPIO_OUTPUT_CMDID,
  312. .pdev_get_temperature_cmdid = WMI_CMD_UNSUPPORTED,
  313. .pdev_enable_adaptive_cca_cmdid = WMI_CMD_UNSUPPORTED,
  314. .scan_update_request_cmdid = WMI_CMD_UNSUPPORTED,
  315. .vdev_standby_response_cmdid = WMI_CMD_UNSUPPORTED,
  316. .vdev_resume_response_cmdid = WMI_CMD_UNSUPPORTED,
  317. .wlan_peer_caching_add_peer_cmdid = WMI_CMD_UNSUPPORTED,
  318. .wlan_peer_caching_evict_peer_cmdid = WMI_CMD_UNSUPPORTED,
  319. .wlan_peer_caching_restore_peer_cmdid = WMI_CMD_UNSUPPORTED,
  320. .wlan_peer_caching_print_all_peers_info_cmdid = WMI_CMD_UNSUPPORTED,
  321. .peer_update_wds_entry_cmdid = WMI_CMD_UNSUPPORTED,
  322. .peer_add_proxy_sta_entry_cmdid = WMI_CMD_UNSUPPORTED,
  323. .rtt_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  324. .oem_req_cmdid = WMI_CMD_UNSUPPORTED,
  325. .nan_cmdid = WMI_CMD_UNSUPPORTED,
  326. .vdev_ratemask_cmdid = WMI_CMD_UNSUPPORTED,
  327. .qboost_cfg_cmdid = WMI_CMD_UNSUPPORTED,
  328. .pdev_smart_ant_enable_cmdid = WMI_CMD_UNSUPPORTED,
  329. .pdev_smart_ant_set_rx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
  330. .peer_smart_ant_set_tx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
  331. .peer_smart_ant_set_train_info_cmdid = WMI_CMD_UNSUPPORTED,
  332. .peer_smart_ant_set_node_config_ops_cmdid = WMI_CMD_UNSUPPORTED,
  333. .pdev_set_antenna_switch_table_cmdid = WMI_CMD_UNSUPPORTED,
  334. .pdev_set_ctl_table_cmdid = WMI_CMD_UNSUPPORTED,
  335. .pdev_set_mimogain_table_cmdid = WMI_CMD_UNSUPPORTED,
  336. .pdev_ratepwr_table_cmdid = WMI_CMD_UNSUPPORTED,
  337. .pdev_ratepwr_chainmsk_table_cmdid = WMI_CMD_UNSUPPORTED,
  338. .pdev_fips_cmdid = WMI_CMD_UNSUPPORTED,
  339. .tt_set_conf_cmdid = WMI_CMD_UNSUPPORTED,
  340. .fwtest_cmdid = WMI_CMD_UNSUPPORTED,
  341. .vdev_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
  342. .peer_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
  343. .pdev_get_ani_cck_config_cmdid = WMI_CMD_UNSUPPORTED,
  344. .pdev_get_ani_ofdm_config_cmdid = WMI_CMD_UNSUPPORTED,
  345. .pdev_reserve_ast_entry_cmdid = WMI_CMD_UNSUPPORTED,
  346. .pdev_get_nfcal_power_cmdid = WMI_CMD_UNSUPPORTED,
  347. .pdev_get_tpc_cmdid = WMI_CMD_UNSUPPORTED,
  348. .pdev_get_ast_info_cmdid = WMI_CMD_UNSUPPORTED,
  349. .vdev_set_dscp_tid_map_cmdid = WMI_CMD_UNSUPPORTED,
  350. .pdev_get_info_cmdid = WMI_CMD_UNSUPPORTED,
  351. .vdev_get_info_cmdid = WMI_CMD_UNSUPPORTED,
  352. .vdev_filter_neighbor_rx_packets_cmdid = WMI_CMD_UNSUPPORTED,
  353. .mu_cal_start_cmdid = WMI_CMD_UNSUPPORTED,
  354. .set_cca_params_cmdid = WMI_CMD_UNSUPPORTED,
  355. .pdev_bss_chan_info_request_cmdid = WMI_CMD_UNSUPPORTED,
  356. };
  357. /* 10.2.4 WMI cmd track */
  358. static struct wmi_cmd_map wmi_10_2_4_cmd_map = {
  359. .init_cmdid = WMI_10_2_INIT_CMDID,
  360. .start_scan_cmdid = WMI_10_2_START_SCAN_CMDID,
  361. .stop_scan_cmdid = WMI_10_2_STOP_SCAN_CMDID,
  362. .scan_chan_list_cmdid = WMI_10_2_SCAN_CHAN_LIST_CMDID,
  363. .scan_sch_prio_tbl_cmdid = WMI_CMD_UNSUPPORTED,
  364. .pdev_set_regdomain_cmdid = WMI_10_2_PDEV_SET_REGDOMAIN_CMDID,
  365. .pdev_set_channel_cmdid = WMI_10_2_PDEV_SET_CHANNEL_CMDID,
  366. .pdev_set_param_cmdid = WMI_10_2_PDEV_SET_PARAM_CMDID,
  367. .pdev_pktlog_enable_cmdid = WMI_10_2_PDEV_PKTLOG_ENABLE_CMDID,
  368. .pdev_pktlog_disable_cmdid = WMI_10_2_PDEV_PKTLOG_DISABLE_CMDID,
  369. .pdev_set_wmm_params_cmdid = WMI_10_2_PDEV_SET_WMM_PARAMS_CMDID,
  370. .pdev_set_ht_cap_ie_cmdid = WMI_10_2_PDEV_SET_HT_CAP_IE_CMDID,
  371. .pdev_set_vht_cap_ie_cmdid = WMI_10_2_PDEV_SET_VHT_CAP_IE_CMDID,
  372. .pdev_set_quiet_mode_cmdid = WMI_10_2_PDEV_SET_QUIET_MODE_CMDID,
  373. .pdev_green_ap_ps_enable_cmdid = WMI_10_2_PDEV_GREEN_AP_PS_ENABLE_CMDID,
  374. .pdev_get_tpc_config_cmdid = WMI_10_2_PDEV_GET_TPC_CONFIG_CMDID,
  375. .pdev_set_base_macaddr_cmdid = WMI_10_2_PDEV_SET_BASE_MACADDR_CMDID,
  376. .vdev_create_cmdid = WMI_10_2_VDEV_CREATE_CMDID,
  377. .vdev_delete_cmdid = WMI_10_2_VDEV_DELETE_CMDID,
  378. .vdev_start_request_cmdid = WMI_10_2_VDEV_START_REQUEST_CMDID,
  379. .vdev_restart_request_cmdid = WMI_10_2_VDEV_RESTART_REQUEST_CMDID,
  380. .vdev_up_cmdid = WMI_10_2_VDEV_UP_CMDID,
  381. .vdev_stop_cmdid = WMI_10_2_VDEV_STOP_CMDID,
  382. .vdev_down_cmdid = WMI_10_2_VDEV_DOWN_CMDID,
  383. .vdev_set_param_cmdid = WMI_10_2_VDEV_SET_PARAM_CMDID,
  384. .vdev_install_key_cmdid = WMI_10_2_VDEV_INSTALL_KEY_CMDID,
  385. .peer_create_cmdid = WMI_10_2_PEER_CREATE_CMDID,
  386. .peer_delete_cmdid = WMI_10_2_PEER_DELETE_CMDID,
  387. .peer_flush_tids_cmdid = WMI_10_2_PEER_FLUSH_TIDS_CMDID,
  388. .peer_set_param_cmdid = WMI_10_2_PEER_SET_PARAM_CMDID,
  389. .peer_assoc_cmdid = WMI_10_2_PEER_ASSOC_CMDID,
  390. .peer_add_wds_entry_cmdid = WMI_10_2_PEER_ADD_WDS_ENTRY_CMDID,
  391. .peer_remove_wds_entry_cmdid = WMI_10_2_PEER_REMOVE_WDS_ENTRY_CMDID,
  392. .peer_mcast_group_cmdid = WMI_10_2_PEER_MCAST_GROUP_CMDID,
  393. .bcn_tx_cmdid = WMI_10_2_BCN_TX_CMDID,
  394. .pdev_send_bcn_cmdid = WMI_10_2_PDEV_SEND_BCN_CMDID,
  395. .bcn_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
  396. .bcn_filter_rx_cmdid = WMI_10_2_BCN_FILTER_RX_CMDID,
  397. .prb_req_filter_rx_cmdid = WMI_10_2_PRB_REQ_FILTER_RX_CMDID,
  398. .mgmt_tx_cmdid = WMI_10_2_MGMT_TX_CMDID,
  399. .prb_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
  400. .addba_clear_resp_cmdid = WMI_10_2_ADDBA_CLEAR_RESP_CMDID,
  401. .addba_send_cmdid = WMI_10_2_ADDBA_SEND_CMDID,
  402. .addba_status_cmdid = WMI_10_2_ADDBA_STATUS_CMDID,
  403. .delba_send_cmdid = WMI_10_2_DELBA_SEND_CMDID,
  404. .addba_set_resp_cmdid = WMI_10_2_ADDBA_SET_RESP_CMDID,
  405. .send_singleamsdu_cmdid = WMI_10_2_SEND_SINGLEAMSDU_CMDID,
  406. .sta_powersave_mode_cmdid = WMI_10_2_STA_POWERSAVE_MODE_CMDID,
  407. .sta_powersave_param_cmdid = WMI_10_2_STA_POWERSAVE_PARAM_CMDID,
  408. .sta_mimo_ps_mode_cmdid = WMI_10_2_STA_MIMO_PS_MODE_CMDID,
  409. .pdev_dfs_enable_cmdid = WMI_10_2_PDEV_DFS_ENABLE_CMDID,
  410. .pdev_dfs_disable_cmdid = WMI_10_2_PDEV_DFS_DISABLE_CMDID,
  411. .roam_scan_mode = WMI_10_2_ROAM_SCAN_MODE,
  412. .roam_scan_rssi_threshold = WMI_10_2_ROAM_SCAN_RSSI_THRESHOLD,
  413. .roam_scan_period = WMI_10_2_ROAM_SCAN_PERIOD,
  414. .roam_scan_rssi_change_threshold =
  415. WMI_10_2_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,
  416. .roam_ap_profile = WMI_10_2_ROAM_AP_PROFILE,
  417. .ofl_scan_add_ap_profile = WMI_10_2_OFL_SCAN_ADD_AP_PROFILE,
  418. .ofl_scan_remove_ap_profile = WMI_10_2_OFL_SCAN_REMOVE_AP_PROFILE,
  419. .ofl_scan_period = WMI_10_2_OFL_SCAN_PERIOD,
  420. .p2p_dev_set_device_info = WMI_10_2_P2P_DEV_SET_DEVICE_INFO,
  421. .p2p_dev_set_discoverability = WMI_10_2_P2P_DEV_SET_DISCOVERABILITY,
  422. .p2p_go_set_beacon_ie = WMI_10_2_P2P_GO_SET_BEACON_IE,
  423. .p2p_go_set_probe_resp_ie = WMI_10_2_P2P_GO_SET_PROBE_RESP_IE,
  424. .p2p_set_vendor_ie_data_cmdid = WMI_CMD_UNSUPPORTED,
  425. .ap_ps_peer_param_cmdid = WMI_10_2_AP_PS_PEER_PARAM_CMDID,
  426. .ap_ps_peer_uapsd_coex_cmdid = WMI_CMD_UNSUPPORTED,
  427. .peer_rate_retry_sched_cmdid = WMI_10_2_PEER_RATE_RETRY_SCHED_CMDID,
  428. .wlan_profile_trigger_cmdid = WMI_10_2_WLAN_PROFILE_TRIGGER_CMDID,
  429. .wlan_profile_set_hist_intvl_cmdid =
  430. WMI_10_2_WLAN_PROFILE_SET_HIST_INTVL_CMDID,
  431. .wlan_profile_get_profile_data_cmdid =
  432. WMI_10_2_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,
  433. .wlan_profile_enable_profile_id_cmdid =
  434. WMI_10_2_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,
  435. .wlan_profile_list_profile_id_cmdid =
  436. WMI_10_2_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,
  437. .pdev_suspend_cmdid = WMI_10_2_PDEV_SUSPEND_CMDID,
  438. .pdev_resume_cmdid = WMI_10_2_PDEV_RESUME_CMDID,
  439. .add_bcn_filter_cmdid = WMI_10_2_ADD_BCN_FILTER_CMDID,
  440. .rmv_bcn_filter_cmdid = WMI_10_2_RMV_BCN_FILTER_CMDID,
  441. .wow_add_wake_pattern_cmdid = WMI_10_2_WOW_ADD_WAKE_PATTERN_CMDID,
  442. .wow_del_wake_pattern_cmdid = WMI_10_2_WOW_DEL_WAKE_PATTERN_CMDID,
  443. .wow_enable_disable_wake_event_cmdid =
  444. WMI_10_2_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,
  445. .wow_enable_cmdid = WMI_10_2_WOW_ENABLE_CMDID,
  446. .wow_hostwakeup_from_sleep_cmdid =
  447. WMI_10_2_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,
  448. .rtt_measreq_cmdid = WMI_10_2_RTT_MEASREQ_CMDID,
  449. .rtt_tsf_cmdid = WMI_10_2_RTT_TSF_CMDID,
  450. .vdev_spectral_scan_configure_cmdid =
  451. WMI_10_2_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID,
  452. .vdev_spectral_scan_enable_cmdid =
  453. WMI_10_2_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,
  454. .request_stats_cmdid = WMI_10_2_REQUEST_STATS_CMDID,
  455. .set_arp_ns_offload_cmdid = WMI_CMD_UNSUPPORTED,
  456. .network_list_offload_config_cmdid = WMI_CMD_UNSUPPORTED,
  457. .gtk_offload_cmdid = WMI_CMD_UNSUPPORTED,
  458. .csa_offload_enable_cmdid = WMI_CMD_UNSUPPORTED,
  459. .csa_offload_chanswitch_cmdid = WMI_CMD_UNSUPPORTED,
  460. .chatter_set_mode_cmdid = WMI_CMD_UNSUPPORTED,
  461. .peer_tid_addba_cmdid = WMI_CMD_UNSUPPORTED,
  462. .peer_tid_delba_cmdid = WMI_CMD_UNSUPPORTED,
  463. .sta_dtim_ps_method_cmdid = WMI_CMD_UNSUPPORTED,
  464. .sta_uapsd_auto_trig_cmdid = WMI_CMD_UNSUPPORTED,
  465. .sta_keepalive_cmd = WMI_CMD_UNSUPPORTED,
  466. .echo_cmdid = WMI_10_2_ECHO_CMDID,
  467. .pdev_utf_cmdid = WMI_10_2_PDEV_UTF_CMDID,
  468. .dbglog_cfg_cmdid = WMI_10_2_DBGLOG_CFG_CMDID,
  469. .pdev_qvit_cmdid = WMI_10_2_PDEV_QVIT_CMDID,
  470. .pdev_ftm_intg_cmdid = WMI_CMD_UNSUPPORTED,
  471. .vdev_set_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  472. .vdev_get_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  473. .force_fw_hang_cmdid = WMI_CMD_UNSUPPORTED,
  474. .gpio_config_cmdid = WMI_10_2_GPIO_CONFIG_CMDID,
  475. .gpio_output_cmdid = WMI_10_2_GPIO_OUTPUT_CMDID,
  476. .pdev_get_temperature_cmdid = WMI_10_2_PDEV_GET_TEMPERATURE_CMDID,
  477. .pdev_enable_adaptive_cca_cmdid = WMI_10_2_SET_CCA_PARAMS,
  478. .scan_update_request_cmdid = WMI_CMD_UNSUPPORTED,
  479. .vdev_standby_response_cmdid = WMI_CMD_UNSUPPORTED,
  480. .vdev_resume_response_cmdid = WMI_CMD_UNSUPPORTED,
  481. .wlan_peer_caching_add_peer_cmdid = WMI_CMD_UNSUPPORTED,
  482. .wlan_peer_caching_evict_peer_cmdid = WMI_CMD_UNSUPPORTED,
  483. .wlan_peer_caching_restore_peer_cmdid = WMI_CMD_UNSUPPORTED,
  484. .wlan_peer_caching_print_all_peers_info_cmdid = WMI_CMD_UNSUPPORTED,
  485. .peer_update_wds_entry_cmdid = WMI_CMD_UNSUPPORTED,
  486. .peer_add_proxy_sta_entry_cmdid = WMI_CMD_UNSUPPORTED,
  487. .rtt_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  488. .oem_req_cmdid = WMI_CMD_UNSUPPORTED,
  489. .nan_cmdid = WMI_CMD_UNSUPPORTED,
  490. .vdev_ratemask_cmdid = WMI_CMD_UNSUPPORTED,
  491. .qboost_cfg_cmdid = WMI_CMD_UNSUPPORTED,
  492. .pdev_smart_ant_enable_cmdid = WMI_CMD_UNSUPPORTED,
  493. .pdev_smart_ant_set_rx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
  494. .peer_smart_ant_set_tx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
  495. .peer_smart_ant_set_train_info_cmdid = WMI_CMD_UNSUPPORTED,
  496. .peer_smart_ant_set_node_config_ops_cmdid = WMI_CMD_UNSUPPORTED,
  497. .pdev_set_antenna_switch_table_cmdid = WMI_CMD_UNSUPPORTED,
  498. .pdev_set_ctl_table_cmdid = WMI_CMD_UNSUPPORTED,
  499. .pdev_set_mimogain_table_cmdid = WMI_CMD_UNSUPPORTED,
  500. .pdev_ratepwr_table_cmdid = WMI_CMD_UNSUPPORTED,
  501. .pdev_ratepwr_chainmsk_table_cmdid = WMI_CMD_UNSUPPORTED,
  502. .pdev_fips_cmdid = WMI_CMD_UNSUPPORTED,
  503. .tt_set_conf_cmdid = WMI_CMD_UNSUPPORTED,
  504. .fwtest_cmdid = WMI_CMD_UNSUPPORTED,
  505. .vdev_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
  506. .peer_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
  507. .pdev_get_ani_cck_config_cmdid = WMI_CMD_UNSUPPORTED,
  508. .pdev_get_ani_ofdm_config_cmdid = WMI_CMD_UNSUPPORTED,
  509. .pdev_reserve_ast_entry_cmdid = WMI_CMD_UNSUPPORTED,
  510. .pdev_get_nfcal_power_cmdid = WMI_CMD_UNSUPPORTED,
  511. .pdev_get_tpc_cmdid = WMI_CMD_UNSUPPORTED,
  512. .pdev_get_ast_info_cmdid = WMI_CMD_UNSUPPORTED,
  513. .vdev_set_dscp_tid_map_cmdid = WMI_CMD_UNSUPPORTED,
  514. .pdev_get_info_cmdid = WMI_CMD_UNSUPPORTED,
  515. .vdev_get_info_cmdid = WMI_CMD_UNSUPPORTED,
  516. .vdev_filter_neighbor_rx_packets_cmdid = WMI_CMD_UNSUPPORTED,
  517. .mu_cal_start_cmdid = WMI_CMD_UNSUPPORTED,
  518. .set_cca_params_cmdid = WMI_CMD_UNSUPPORTED,
  519. .pdev_bss_chan_info_request_cmdid = WMI_CMD_UNSUPPORTED,
  520. };
  521. /* 10.4 WMI cmd track */
  522. static struct wmi_cmd_map wmi_10_4_cmd_map = {
  523. .init_cmdid = WMI_10_4_INIT_CMDID,
  524. .start_scan_cmdid = WMI_10_4_START_SCAN_CMDID,
  525. .stop_scan_cmdid = WMI_10_4_STOP_SCAN_CMDID,
  526. .scan_chan_list_cmdid = WMI_10_4_SCAN_CHAN_LIST_CMDID,
  527. .scan_sch_prio_tbl_cmdid = WMI_10_4_SCAN_SCH_PRIO_TBL_CMDID,
  528. .pdev_set_regdomain_cmdid = WMI_10_4_PDEV_SET_REGDOMAIN_CMDID,
  529. .pdev_set_channel_cmdid = WMI_10_4_PDEV_SET_CHANNEL_CMDID,
  530. .pdev_set_param_cmdid = WMI_10_4_PDEV_SET_PARAM_CMDID,
  531. .pdev_pktlog_enable_cmdid = WMI_10_4_PDEV_PKTLOG_ENABLE_CMDID,
  532. .pdev_pktlog_disable_cmdid = WMI_10_4_PDEV_PKTLOG_DISABLE_CMDID,
  533. .pdev_set_wmm_params_cmdid = WMI_10_4_PDEV_SET_WMM_PARAMS_CMDID,
  534. .pdev_set_ht_cap_ie_cmdid = WMI_10_4_PDEV_SET_HT_CAP_IE_CMDID,
  535. .pdev_set_vht_cap_ie_cmdid = WMI_10_4_PDEV_SET_VHT_CAP_IE_CMDID,
  536. .pdev_set_dscp_tid_map_cmdid = WMI_10_4_PDEV_SET_DSCP_TID_MAP_CMDID,
  537. .pdev_set_quiet_mode_cmdid = WMI_10_4_PDEV_SET_QUIET_MODE_CMDID,
  538. .pdev_green_ap_ps_enable_cmdid = WMI_10_4_PDEV_GREEN_AP_PS_ENABLE_CMDID,
  539. .pdev_get_tpc_config_cmdid = WMI_10_4_PDEV_GET_TPC_CONFIG_CMDID,
  540. .pdev_set_base_macaddr_cmdid = WMI_10_4_PDEV_SET_BASE_MACADDR_CMDID,
  541. .vdev_create_cmdid = WMI_10_4_VDEV_CREATE_CMDID,
  542. .vdev_delete_cmdid = WMI_10_4_VDEV_DELETE_CMDID,
  543. .vdev_start_request_cmdid = WMI_10_4_VDEV_START_REQUEST_CMDID,
  544. .vdev_restart_request_cmdid = WMI_10_4_VDEV_RESTART_REQUEST_CMDID,
  545. .vdev_up_cmdid = WMI_10_4_VDEV_UP_CMDID,
  546. .vdev_stop_cmdid = WMI_10_4_VDEV_STOP_CMDID,
  547. .vdev_down_cmdid = WMI_10_4_VDEV_DOWN_CMDID,
  548. .vdev_set_param_cmdid = WMI_10_4_VDEV_SET_PARAM_CMDID,
  549. .vdev_install_key_cmdid = WMI_10_4_VDEV_INSTALL_KEY_CMDID,
  550. .peer_create_cmdid = WMI_10_4_PEER_CREATE_CMDID,
  551. .peer_delete_cmdid = WMI_10_4_PEER_DELETE_CMDID,
  552. .peer_flush_tids_cmdid = WMI_10_4_PEER_FLUSH_TIDS_CMDID,
  553. .peer_set_param_cmdid = WMI_10_4_PEER_SET_PARAM_CMDID,
  554. .peer_assoc_cmdid = WMI_10_4_PEER_ASSOC_CMDID,
  555. .peer_add_wds_entry_cmdid = WMI_10_4_PEER_ADD_WDS_ENTRY_CMDID,
  556. .peer_remove_wds_entry_cmdid = WMI_10_4_PEER_REMOVE_WDS_ENTRY_CMDID,
  557. .peer_mcast_group_cmdid = WMI_10_4_PEER_MCAST_GROUP_CMDID,
  558. .bcn_tx_cmdid = WMI_10_4_BCN_TX_CMDID,
  559. .pdev_send_bcn_cmdid = WMI_10_4_PDEV_SEND_BCN_CMDID,
  560. .bcn_tmpl_cmdid = WMI_10_4_BCN_PRB_TMPL_CMDID,
  561. .bcn_filter_rx_cmdid = WMI_10_4_BCN_FILTER_RX_CMDID,
  562. .prb_req_filter_rx_cmdid = WMI_10_4_PRB_REQ_FILTER_RX_CMDID,
  563. .mgmt_tx_cmdid = WMI_10_4_MGMT_TX_CMDID,
  564. .prb_tmpl_cmdid = WMI_10_4_PRB_TMPL_CMDID,
  565. .addba_clear_resp_cmdid = WMI_10_4_ADDBA_CLEAR_RESP_CMDID,
  566. .addba_send_cmdid = WMI_10_4_ADDBA_SEND_CMDID,
  567. .addba_status_cmdid = WMI_10_4_ADDBA_STATUS_CMDID,
  568. .delba_send_cmdid = WMI_10_4_DELBA_SEND_CMDID,
  569. .addba_set_resp_cmdid = WMI_10_4_ADDBA_SET_RESP_CMDID,
  570. .send_singleamsdu_cmdid = WMI_10_4_SEND_SINGLEAMSDU_CMDID,
  571. .sta_powersave_mode_cmdid = WMI_10_4_STA_POWERSAVE_MODE_CMDID,
  572. .sta_powersave_param_cmdid = WMI_10_4_STA_POWERSAVE_PARAM_CMDID,
  573. .sta_mimo_ps_mode_cmdid = WMI_10_4_STA_MIMO_PS_MODE_CMDID,
  574. .pdev_dfs_enable_cmdid = WMI_10_4_PDEV_DFS_ENABLE_CMDID,
  575. .pdev_dfs_disable_cmdid = WMI_10_4_PDEV_DFS_DISABLE_CMDID,
  576. .roam_scan_mode = WMI_10_4_ROAM_SCAN_MODE,
  577. .roam_scan_rssi_threshold = WMI_10_4_ROAM_SCAN_RSSI_THRESHOLD,
  578. .roam_scan_period = WMI_10_4_ROAM_SCAN_PERIOD,
  579. .roam_scan_rssi_change_threshold =
  580. WMI_10_4_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,
  581. .roam_ap_profile = WMI_10_4_ROAM_AP_PROFILE,
  582. .ofl_scan_add_ap_profile = WMI_10_4_OFL_SCAN_ADD_AP_PROFILE,
  583. .ofl_scan_remove_ap_profile = WMI_10_4_OFL_SCAN_REMOVE_AP_PROFILE,
  584. .ofl_scan_period = WMI_10_4_OFL_SCAN_PERIOD,
  585. .p2p_dev_set_device_info = WMI_10_4_P2P_DEV_SET_DEVICE_INFO,
  586. .p2p_dev_set_discoverability = WMI_10_4_P2P_DEV_SET_DISCOVERABILITY,
  587. .p2p_go_set_beacon_ie = WMI_10_4_P2P_GO_SET_BEACON_IE,
  588. .p2p_go_set_probe_resp_ie = WMI_10_4_P2P_GO_SET_PROBE_RESP_IE,
  589. .p2p_set_vendor_ie_data_cmdid = WMI_10_4_P2P_SET_VENDOR_IE_DATA_CMDID,
  590. .ap_ps_peer_param_cmdid = WMI_10_4_AP_PS_PEER_PARAM_CMDID,
  591. .ap_ps_peer_uapsd_coex_cmdid = WMI_10_4_AP_PS_PEER_UAPSD_COEX_CMDID,
  592. .peer_rate_retry_sched_cmdid = WMI_10_4_PEER_RATE_RETRY_SCHED_CMDID,
  593. .wlan_profile_trigger_cmdid = WMI_10_4_WLAN_PROFILE_TRIGGER_CMDID,
  594. .wlan_profile_set_hist_intvl_cmdid =
  595. WMI_10_4_WLAN_PROFILE_SET_HIST_INTVL_CMDID,
  596. .wlan_profile_get_profile_data_cmdid =
  597. WMI_10_4_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,
  598. .wlan_profile_enable_profile_id_cmdid =
  599. WMI_10_4_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,
  600. .wlan_profile_list_profile_id_cmdid =
  601. WMI_10_4_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,
  602. .pdev_suspend_cmdid = WMI_10_4_PDEV_SUSPEND_CMDID,
  603. .pdev_resume_cmdid = WMI_10_4_PDEV_RESUME_CMDID,
  604. .add_bcn_filter_cmdid = WMI_10_4_ADD_BCN_FILTER_CMDID,
  605. .rmv_bcn_filter_cmdid = WMI_10_4_RMV_BCN_FILTER_CMDID,
  606. .wow_add_wake_pattern_cmdid = WMI_10_4_WOW_ADD_WAKE_PATTERN_CMDID,
  607. .wow_del_wake_pattern_cmdid = WMI_10_4_WOW_DEL_WAKE_PATTERN_CMDID,
  608. .wow_enable_disable_wake_event_cmdid =
  609. WMI_10_4_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,
  610. .wow_enable_cmdid = WMI_10_4_WOW_ENABLE_CMDID,
  611. .wow_hostwakeup_from_sleep_cmdid =
  612. WMI_10_4_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,
  613. .rtt_measreq_cmdid = WMI_10_4_RTT_MEASREQ_CMDID,
  614. .rtt_tsf_cmdid = WMI_10_4_RTT_TSF_CMDID,
  615. .vdev_spectral_scan_configure_cmdid =
  616. WMI_10_4_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID,
  617. .vdev_spectral_scan_enable_cmdid =
  618. WMI_10_4_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,
  619. .request_stats_cmdid = WMI_10_4_REQUEST_STATS_CMDID,
  620. .set_arp_ns_offload_cmdid = WMI_CMD_UNSUPPORTED,
  621. .network_list_offload_config_cmdid = WMI_CMD_UNSUPPORTED,
  622. .gtk_offload_cmdid = WMI_10_4_GTK_OFFLOAD_CMDID,
  623. .csa_offload_enable_cmdid = WMI_10_4_CSA_OFFLOAD_ENABLE_CMDID,
  624. .csa_offload_chanswitch_cmdid = WMI_10_4_CSA_OFFLOAD_CHANSWITCH_CMDID,
  625. .chatter_set_mode_cmdid = WMI_CMD_UNSUPPORTED,
  626. .peer_tid_addba_cmdid = WMI_CMD_UNSUPPORTED,
  627. .peer_tid_delba_cmdid = WMI_CMD_UNSUPPORTED,
  628. .sta_dtim_ps_method_cmdid = WMI_CMD_UNSUPPORTED,
  629. .sta_uapsd_auto_trig_cmdid = WMI_CMD_UNSUPPORTED,
  630. .sta_keepalive_cmd = WMI_CMD_UNSUPPORTED,
  631. .echo_cmdid = WMI_10_4_ECHO_CMDID,
  632. .pdev_utf_cmdid = WMI_10_4_PDEV_UTF_CMDID,
  633. .dbglog_cfg_cmdid = WMI_10_4_DBGLOG_CFG_CMDID,
  634. .pdev_qvit_cmdid = WMI_10_4_PDEV_QVIT_CMDID,
  635. .pdev_ftm_intg_cmdid = WMI_CMD_UNSUPPORTED,
  636. .vdev_set_keepalive_cmdid = WMI_10_4_VDEV_SET_KEEPALIVE_CMDID,
  637. .vdev_get_keepalive_cmdid = WMI_10_4_VDEV_GET_KEEPALIVE_CMDID,
  638. .force_fw_hang_cmdid = WMI_10_4_FORCE_FW_HANG_CMDID,
  639. .gpio_config_cmdid = WMI_10_4_GPIO_CONFIG_CMDID,
  640. .gpio_output_cmdid = WMI_10_4_GPIO_OUTPUT_CMDID,
  641. .pdev_get_temperature_cmdid = WMI_10_4_PDEV_GET_TEMPERATURE_CMDID,
  642. .vdev_set_wmm_params_cmdid = WMI_CMD_UNSUPPORTED,
  643. .tdls_set_state_cmdid = WMI_CMD_UNSUPPORTED,
  644. .tdls_peer_update_cmdid = WMI_CMD_UNSUPPORTED,
  645. .adaptive_qcs_cmdid = WMI_CMD_UNSUPPORTED,
  646. .scan_update_request_cmdid = WMI_10_4_SCAN_UPDATE_REQUEST_CMDID,
  647. .vdev_standby_response_cmdid = WMI_10_4_VDEV_STANDBY_RESPONSE_CMDID,
  648. .vdev_resume_response_cmdid = WMI_10_4_VDEV_RESUME_RESPONSE_CMDID,
  649. .wlan_peer_caching_add_peer_cmdid =
  650. WMI_10_4_WLAN_PEER_CACHING_ADD_PEER_CMDID,
  651. .wlan_peer_caching_evict_peer_cmdid =
  652. WMI_10_4_WLAN_PEER_CACHING_EVICT_PEER_CMDID,
  653. .wlan_peer_caching_restore_peer_cmdid =
  654. WMI_10_4_WLAN_PEER_CACHING_RESTORE_PEER_CMDID,
  655. .wlan_peer_caching_print_all_peers_info_cmdid =
  656. WMI_10_4_WLAN_PEER_CACHING_PRINT_ALL_PEERS_INFO_CMDID,
  657. .peer_update_wds_entry_cmdid = WMI_10_4_PEER_UPDATE_WDS_ENTRY_CMDID,
  658. .peer_add_proxy_sta_entry_cmdid =
  659. WMI_10_4_PEER_ADD_PROXY_STA_ENTRY_CMDID,
  660. .rtt_keepalive_cmdid = WMI_10_4_RTT_KEEPALIVE_CMDID,
  661. .oem_req_cmdid = WMI_10_4_OEM_REQ_CMDID,
  662. .nan_cmdid = WMI_10_4_NAN_CMDID,
  663. .vdev_ratemask_cmdid = WMI_10_4_VDEV_RATEMASK_CMDID,
  664. .qboost_cfg_cmdid = WMI_10_4_QBOOST_CFG_CMDID,
  665. .pdev_smart_ant_enable_cmdid = WMI_10_4_PDEV_SMART_ANT_ENABLE_CMDID,
  666. .pdev_smart_ant_set_rx_antenna_cmdid =
  667. WMI_10_4_PDEV_SMART_ANT_SET_RX_ANTENNA_CMDID,
  668. .peer_smart_ant_set_tx_antenna_cmdid =
  669. WMI_10_4_PEER_SMART_ANT_SET_TX_ANTENNA_CMDID,
  670. .peer_smart_ant_set_train_info_cmdid =
  671. WMI_10_4_PEER_SMART_ANT_SET_TRAIN_INFO_CMDID,
  672. .peer_smart_ant_set_node_config_ops_cmdid =
  673. WMI_10_4_PEER_SMART_ANT_SET_NODE_CONFIG_OPS_CMDID,
  674. .pdev_set_antenna_switch_table_cmdid =
  675. WMI_10_4_PDEV_SET_ANTENNA_SWITCH_TABLE_CMDID,
  676. .pdev_set_ctl_table_cmdid = WMI_10_4_PDEV_SET_CTL_TABLE_CMDID,
  677. .pdev_set_mimogain_table_cmdid = WMI_10_4_PDEV_SET_MIMOGAIN_TABLE_CMDID,
  678. .pdev_ratepwr_table_cmdid = WMI_10_4_PDEV_RATEPWR_TABLE_CMDID,
  679. .pdev_ratepwr_chainmsk_table_cmdid =
  680. WMI_10_4_PDEV_RATEPWR_CHAINMSK_TABLE_CMDID,
  681. .pdev_fips_cmdid = WMI_10_4_PDEV_FIPS_CMDID,
  682. .tt_set_conf_cmdid = WMI_10_4_TT_SET_CONF_CMDID,
  683. .fwtest_cmdid = WMI_10_4_FWTEST_CMDID,
  684. .vdev_atf_request_cmdid = WMI_10_4_VDEV_ATF_REQUEST_CMDID,
  685. .peer_atf_request_cmdid = WMI_10_4_PEER_ATF_REQUEST_CMDID,
  686. .pdev_get_ani_cck_config_cmdid = WMI_10_4_PDEV_GET_ANI_CCK_CONFIG_CMDID,
  687. .pdev_get_ani_ofdm_config_cmdid =
  688. WMI_10_4_PDEV_GET_ANI_OFDM_CONFIG_CMDID,
  689. .pdev_reserve_ast_entry_cmdid = WMI_10_4_PDEV_RESERVE_AST_ENTRY_CMDID,
  690. .pdev_get_nfcal_power_cmdid = WMI_10_4_PDEV_GET_NFCAL_POWER_CMDID,
  691. .pdev_get_tpc_cmdid = WMI_10_4_PDEV_GET_TPC_CMDID,
  692. .pdev_get_ast_info_cmdid = WMI_10_4_PDEV_GET_AST_INFO_CMDID,
  693. .vdev_set_dscp_tid_map_cmdid = WMI_10_4_VDEV_SET_DSCP_TID_MAP_CMDID,
  694. .pdev_get_info_cmdid = WMI_10_4_PDEV_GET_INFO_CMDID,
  695. .vdev_get_info_cmdid = WMI_10_4_VDEV_GET_INFO_CMDID,
  696. .vdev_filter_neighbor_rx_packets_cmdid =
  697. WMI_10_4_VDEV_FILTER_NEIGHBOR_RX_PACKETS_CMDID,
  698. .mu_cal_start_cmdid = WMI_10_4_MU_CAL_START_CMDID,
  699. .set_cca_params_cmdid = WMI_10_4_SET_CCA_PARAMS_CMDID,
  700. .pdev_bss_chan_info_request_cmdid =
  701. WMI_10_4_PDEV_BSS_CHAN_INFO_REQUEST_CMDID,
  702. .ext_resource_cfg_cmdid = WMI_10_4_EXT_RESOURCE_CFG_CMDID,
  703. };
  704. /* MAIN WMI VDEV param map */
  705. static struct wmi_vdev_param_map wmi_vdev_param_map = {
  706. .rts_threshold = WMI_VDEV_PARAM_RTS_THRESHOLD,
  707. .fragmentation_threshold = WMI_VDEV_PARAM_FRAGMENTATION_THRESHOLD,
  708. .beacon_interval = WMI_VDEV_PARAM_BEACON_INTERVAL,
  709. .listen_interval = WMI_VDEV_PARAM_LISTEN_INTERVAL,
  710. .multicast_rate = WMI_VDEV_PARAM_MULTICAST_RATE,
  711. .mgmt_tx_rate = WMI_VDEV_PARAM_MGMT_TX_RATE,
  712. .slot_time = WMI_VDEV_PARAM_SLOT_TIME,
  713. .preamble = WMI_VDEV_PARAM_PREAMBLE,
  714. .swba_time = WMI_VDEV_PARAM_SWBA_TIME,
  715. .wmi_vdev_stats_update_period = WMI_VDEV_STATS_UPDATE_PERIOD,
  716. .wmi_vdev_pwrsave_ageout_time = WMI_VDEV_PWRSAVE_AGEOUT_TIME,
  717. .wmi_vdev_host_swba_interval = WMI_VDEV_HOST_SWBA_INTERVAL,
  718. .dtim_period = WMI_VDEV_PARAM_DTIM_PERIOD,
  719. .wmi_vdev_oc_scheduler_air_time_limit =
  720. WMI_VDEV_OC_SCHEDULER_AIR_TIME_LIMIT,
  721. .wds = WMI_VDEV_PARAM_WDS,
  722. .atim_window = WMI_VDEV_PARAM_ATIM_WINDOW,
  723. .bmiss_count_max = WMI_VDEV_PARAM_BMISS_COUNT_MAX,
  724. .bmiss_first_bcnt = WMI_VDEV_PARAM_BMISS_FIRST_BCNT,
  725. .bmiss_final_bcnt = WMI_VDEV_PARAM_BMISS_FINAL_BCNT,
  726. .feature_wmm = WMI_VDEV_PARAM_FEATURE_WMM,
  727. .chwidth = WMI_VDEV_PARAM_CHWIDTH,
  728. .chextoffset = WMI_VDEV_PARAM_CHEXTOFFSET,
  729. .disable_htprotection = WMI_VDEV_PARAM_DISABLE_HTPROTECTION,
  730. .sta_quickkickout = WMI_VDEV_PARAM_STA_QUICKKICKOUT,
  731. .mgmt_rate = WMI_VDEV_PARAM_MGMT_RATE,
  732. .protection_mode = WMI_VDEV_PARAM_PROTECTION_MODE,
  733. .fixed_rate = WMI_VDEV_PARAM_FIXED_RATE,
  734. .sgi = WMI_VDEV_PARAM_SGI,
  735. .ldpc = WMI_VDEV_PARAM_LDPC,
  736. .tx_stbc = WMI_VDEV_PARAM_TX_STBC,
  737. .rx_stbc = WMI_VDEV_PARAM_RX_STBC,
  738. .intra_bss_fwd = WMI_VDEV_PARAM_INTRA_BSS_FWD,
  739. .def_keyid = WMI_VDEV_PARAM_DEF_KEYID,
  740. .nss = WMI_VDEV_PARAM_NSS,
  741. .bcast_data_rate = WMI_VDEV_PARAM_BCAST_DATA_RATE,
  742. .mcast_data_rate = WMI_VDEV_PARAM_MCAST_DATA_RATE,
  743. .mcast_indicate = WMI_VDEV_PARAM_MCAST_INDICATE,
  744. .dhcp_indicate = WMI_VDEV_PARAM_DHCP_INDICATE,
  745. .unknown_dest_indicate = WMI_VDEV_PARAM_UNKNOWN_DEST_INDICATE,
  746. .ap_keepalive_min_idle_inactive_time_secs =
  747. WMI_VDEV_PARAM_AP_KEEPALIVE_MIN_IDLE_INACTIVE_TIME_SECS,
  748. .ap_keepalive_max_idle_inactive_time_secs =
  749. WMI_VDEV_PARAM_AP_KEEPALIVE_MAX_IDLE_INACTIVE_TIME_SECS,
  750. .ap_keepalive_max_unresponsive_time_secs =
  751. WMI_VDEV_PARAM_AP_KEEPALIVE_MAX_UNRESPONSIVE_TIME_SECS,
  752. .ap_enable_nawds = WMI_VDEV_PARAM_AP_ENABLE_NAWDS,
  753. .mcast2ucast_set = WMI_VDEV_PARAM_UNSUPPORTED,
  754. .enable_rtscts = WMI_VDEV_PARAM_ENABLE_RTSCTS,
  755. .txbf = WMI_VDEV_PARAM_TXBF,
  756. .packet_powersave = WMI_VDEV_PARAM_PACKET_POWERSAVE,
  757. .drop_unencry = WMI_VDEV_PARAM_DROP_UNENCRY,
  758. .tx_encap_type = WMI_VDEV_PARAM_TX_ENCAP_TYPE,
  759. .ap_detect_out_of_sync_sleeping_sta_time_secs =
  760. WMI_VDEV_PARAM_UNSUPPORTED,
  761. .rc_num_retries = WMI_VDEV_PARAM_UNSUPPORTED,
  762. .cabq_maxdur = WMI_VDEV_PARAM_UNSUPPORTED,
  763. .mfptest_set = WMI_VDEV_PARAM_UNSUPPORTED,
  764. .rts_fixed_rate = WMI_VDEV_PARAM_UNSUPPORTED,
  765. .vht_sgimask = WMI_VDEV_PARAM_UNSUPPORTED,
  766. .vht80_ratemask = WMI_VDEV_PARAM_UNSUPPORTED,
  767. .early_rx_adjust_enable = WMI_VDEV_PARAM_UNSUPPORTED,
  768. .early_rx_tgt_bmiss_num = WMI_VDEV_PARAM_UNSUPPORTED,
  769. .early_rx_bmiss_sample_cycle = WMI_VDEV_PARAM_UNSUPPORTED,
  770. .early_rx_slop_step = WMI_VDEV_PARAM_UNSUPPORTED,
  771. .early_rx_init_slop = WMI_VDEV_PARAM_UNSUPPORTED,
  772. .early_rx_adjust_pause = WMI_VDEV_PARAM_UNSUPPORTED,
  773. .proxy_sta = WMI_VDEV_PARAM_UNSUPPORTED,
  774. .meru_vc = WMI_VDEV_PARAM_UNSUPPORTED,
  775. .rx_decap_type = WMI_VDEV_PARAM_UNSUPPORTED,
  776. .bw_nss_ratemask = WMI_VDEV_PARAM_UNSUPPORTED,
  777. };
  778. /* 10.X WMI VDEV param map */
  779. static struct wmi_vdev_param_map wmi_10x_vdev_param_map = {
  780. .rts_threshold = WMI_10X_VDEV_PARAM_RTS_THRESHOLD,
  781. .fragmentation_threshold = WMI_10X_VDEV_PARAM_FRAGMENTATION_THRESHOLD,
  782. .beacon_interval = WMI_10X_VDEV_PARAM_BEACON_INTERVAL,
  783. .listen_interval = WMI_10X_VDEV_PARAM_LISTEN_INTERVAL,
  784. .multicast_rate = WMI_10X_VDEV_PARAM_MULTICAST_RATE,
  785. .mgmt_tx_rate = WMI_10X_VDEV_PARAM_MGMT_TX_RATE,
  786. .slot_time = WMI_10X_VDEV_PARAM_SLOT_TIME,
  787. .preamble = WMI_10X_VDEV_PARAM_PREAMBLE,
  788. .swba_time = WMI_10X_VDEV_PARAM_SWBA_TIME,
  789. .wmi_vdev_stats_update_period = WMI_10X_VDEV_STATS_UPDATE_PERIOD,
  790. .wmi_vdev_pwrsave_ageout_time = WMI_10X_VDEV_PWRSAVE_AGEOUT_TIME,
  791. .wmi_vdev_host_swba_interval = WMI_10X_VDEV_HOST_SWBA_INTERVAL,
  792. .dtim_period = WMI_10X_VDEV_PARAM_DTIM_PERIOD,
  793. .wmi_vdev_oc_scheduler_air_time_limit =
  794. WMI_10X_VDEV_OC_SCHEDULER_AIR_TIME_LIMIT,
  795. .wds = WMI_10X_VDEV_PARAM_WDS,
  796. .atim_window = WMI_10X_VDEV_PARAM_ATIM_WINDOW,
  797. .bmiss_count_max = WMI_10X_VDEV_PARAM_BMISS_COUNT_MAX,
  798. .bmiss_first_bcnt = WMI_VDEV_PARAM_UNSUPPORTED,
  799. .bmiss_final_bcnt = WMI_VDEV_PARAM_UNSUPPORTED,
  800. .feature_wmm = WMI_10X_VDEV_PARAM_FEATURE_WMM,
  801. .chwidth = WMI_10X_VDEV_PARAM_CHWIDTH,
  802. .chextoffset = WMI_10X_VDEV_PARAM_CHEXTOFFSET,
  803. .disable_htprotection = WMI_10X_VDEV_PARAM_DISABLE_HTPROTECTION,
  804. .sta_quickkickout = WMI_10X_VDEV_PARAM_STA_QUICKKICKOUT,
  805. .mgmt_rate = WMI_10X_VDEV_PARAM_MGMT_RATE,
  806. .protection_mode = WMI_10X_VDEV_PARAM_PROTECTION_MODE,
  807. .fixed_rate = WMI_10X_VDEV_PARAM_FIXED_RATE,
  808. .sgi = WMI_10X_VDEV_PARAM_SGI,
  809. .ldpc = WMI_10X_VDEV_PARAM_LDPC,
  810. .tx_stbc = WMI_10X_VDEV_PARAM_TX_STBC,
  811. .rx_stbc = WMI_10X_VDEV_PARAM_RX_STBC,
  812. .intra_bss_fwd = WMI_10X_VDEV_PARAM_INTRA_BSS_FWD,
  813. .def_keyid = WMI_10X_VDEV_PARAM_DEF_KEYID,
  814. .nss = WMI_10X_VDEV_PARAM_NSS,
  815. .bcast_data_rate = WMI_10X_VDEV_PARAM_BCAST_DATA_RATE,
  816. .mcast_data_rate = WMI_10X_VDEV_PARAM_MCAST_DATA_RATE,
  817. .mcast_indicate = WMI_10X_VDEV_PARAM_MCAST_INDICATE,
  818. .dhcp_indicate = WMI_10X_VDEV_PARAM_DHCP_INDICATE,
  819. .unknown_dest_indicate = WMI_10X_VDEV_PARAM_UNKNOWN_DEST_INDICATE,
  820. .ap_keepalive_min_idle_inactive_time_secs =
  821. WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MIN_IDLE_INACTIVE_TIME_SECS,
  822. .ap_keepalive_max_idle_inactive_time_secs =
  823. WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MAX_IDLE_INACTIVE_TIME_SECS,
  824. .ap_keepalive_max_unresponsive_time_secs =
  825. WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MAX_UNRESPONSIVE_TIME_SECS,
  826. .ap_enable_nawds = WMI_10X_VDEV_PARAM_AP_ENABLE_NAWDS,
  827. .mcast2ucast_set = WMI_10X_VDEV_PARAM_MCAST2UCAST_SET,
  828. .enable_rtscts = WMI_10X_VDEV_PARAM_ENABLE_RTSCTS,
  829. .txbf = WMI_VDEV_PARAM_UNSUPPORTED,
  830. .packet_powersave = WMI_VDEV_PARAM_UNSUPPORTED,
  831. .drop_unencry = WMI_VDEV_PARAM_UNSUPPORTED,
  832. .tx_encap_type = WMI_VDEV_PARAM_UNSUPPORTED,
  833. .ap_detect_out_of_sync_sleeping_sta_time_secs =
  834. WMI_10X_VDEV_PARAM_AP_DETECT_OUT_OF_SYNC_SLEEPING_STA_TIME_SECS,
  835. .rc_num_retries = WMI_VDEV_PARAM_UNSUPPORTED,
  836. .cabq_maxdur = WMI_VDEV_PARAM_UNSUPPORTED,
  837. .mfptest_set = WMI_VDEV_PARAM_UNSUPPORTED,
  838. .rts_fixed_rate = WMI_VDEV_PARAM_UNSUPPORTED,
  839. .vht_sgimask = WMI_VDEV_PARAM_UNSUPPORTED,
  840. .vht80_ratemask = WMI_VDEV_PARAM_UNSUPPORTED,
  841. .early_rx_adjust_enable = WMI_VDEV_PARAM_UNSUPPORTED,
  842. .early_rx_tgt_bmiss_num = WMI_VDEV_PARAM_UNSUPPORTED,
  843. .early_rx_bmiss_sample_cycle = WMI_VDEV_PARAM_UNSUPPORTED,
  844. .early_rx_slop_step = WMI_VDEV_PARAM_UNSUPPORTED,
  845. .early_rx_init_slop = WMI_VDEV_PARAM_UNSUPPORTED,
  846. .early_rx_adjust_pause = WMI_VDEV_PARAM_UNSUPPORTED,
  847. .proxy_sta = WMI_VDEV_PARAM_UNSUPPORTED,
  848. .meru_vc = WMI_VDEV_PARAM_UNSUPPORTED,
  849. .rx_decap_type = WMI_VDEV_PARAM_UNSUPPORTED,
  850. .bw_nss_ratemask = WMI_VDEV_PARAM_UNSUPPORTED,
  851. };
  852. static struct wmi_vdev_param_map wmi_10_2_4_vdev_param_map = {
  853. .rts_threshold = WMI_10X_VDEV_PARAM_RTS_THRESHOLD,
  854. .fragmentation_threshold = WMI_10X_VDEV_PARAM_FRAGMENTATION_THRESHOLD,
  855. .beacon_interval = WMI_10X_VDEV_PARAM_BEACON_INTERVAL,
  856. .listen_interval = WMI_10X_VDEV_PARAM_LISTEN_INTERVAL,
  857. .multicast_rate = WMI_10X_VDEV_PARAM_MULTICAST_RATE,
  858. .mgmt_tx_rate = WMI_10X_VDEV_PARAM_MGMT_TX_RATE,
  859. .slot_time = WMI_10X_VDEV_PARAM_SLOT_TIME,
  860. .preamble = WMI_10X_VDEV_PARAM_PREAMBLE,
  861. .swba_time = WMI_10X_VDEV_PARAM_SWBA_TIME,
  862. .wmi_vdev_stats_update_period = WMI_10X_VDEV_STATS_UPDATE_PERIOD,
  863. .wmi_vdev_pwrsave_ageout_time = WMI_10X_VDEV_PWRSAVE_AGEOUT_TIME,
  864. .wmi_vdev_host_swba_interval = WMI_10X_VDEV_HOST_SWBA_INTERVAL,
  865. .dtim_period = WMI_10X_VDEV_PARAM_DTIM_PERIOD,
  866. .wmi_vdev_oc_scheduler_air_time_limit =
  867. WMI_10X_VDEV_OC_SCHEDULER_AIR_TIME_LIMIT,
  868. .wds = WMI_10X_VDEV_PARAM_WDS,
  869. .atim_window = WMI_10X_VDEV_PARAM_ATIM_WINDOW,
  870. .bmiss_count_max = WMI_10X_VDEV_PARAM_BMISS_COUNT_MAX,
  871. .bmiss_first_bcnt = WMI_VDEV_PARAM_UNSUPPORTED,
  872. .bmiss_final_bcnt = WMI_VDEV_PARAM_UNSUPPORTED,
  873. .feature_wmm = WMI_10X_VDEV_PARAM_FEATURE_WMM,
  874. .chwidth = WMI_10X_VDEV_PARAM_CHWIDTH,
  875. .chextoffset = WMI_10X_VDEV_PARAM_CHEXTOFFSET,
  876. .disable_htprotection = WMI_10X_VDEV_PARAM_DISABLE_HTPROTECTION,
  877. .sta_quickkickout = WMI_10X_VDEV_PARAM_STA_QUICKKICKOUT,
  878. .mgmt_rate = WMI_10X_VDEV_PARAM_MGMT_RATE,
  879. .protection_mode = WMI_10X_VDEV_PARAM_PROTECTION_MODE,
  880. .fixed_rate = WMI_10X_VDEV_PARAM_FIXED_RATE,
  881. .sgi = WMI_10X_VDEV_PARAM_SGI,
  882. .ldpc = WMI_10X_VDEV_PARAM_LDPC,
  883. .tx_stbc = WMI_10X_VDEV_PARAM_TX_STBC,
  884. .rx_stbc = WMI_10X_VDEV_PARAM_RX_STBC,
  885. .intra_bss_fwd = WMI_10X_VDEV_PARAM_INTRA_BSS_FWD,
  886. .def_keyid = WMI_10X_VDEV_PARAM_DEF_KEYID,
  887. .nss = WMI_10X_VDEV_PARAM_NSS,
  888. .bcast_data_rate = WMI_10X_VDEV_PARAM_BCAST_DATA_RATE,
  889. .mcast_data_rate = WMI_10X_VDEV_PARAM_MCAST_DATA_RATE,
  890. .mcast_indicate = WMI_10X_VDEV_PARAM_MCAST_INDICATE,
  891. .dhcp_indicate = WMI_10X_VDEV_PARAM_DHCP_INDICATE,
  892. .unknown_dest_indicate = WMI_10X_VDEV_PARAM_UNKNOWN_DEST_INDICATE,
  893. .ap_keepalive_min_idle_inactive_time_secs =
  894. WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MIN_IDLE_INACTIVE_TIME_SECS,
  895. .ap_keepalive_max_idle_inactive_time_secs =
  896. WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MAX_IDLE_INACTIVE_TIME_SECS,
  897. .ap_keepalive_max_unresponsive_time_secs =
  898. WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MAX_UNRESPONSIVE_TIME_SECS,
  899. .ap_enable_nawds = WMI_10X_VDEV_PARAM_AP_ENABLE_NAWDS,
  900. .mcast2ucast_set = WMI_10X_VDEV_PARAM_MCAST2UCAST_SET,
  901. .enable_rtscts = WMI_10X_VDEV_PARAM_ENABLE_RTSCTS,
  902. .txbf = WMI_VDEV_PARAM_UNSUPPORTED,
  903. .packet_powersave = WMI_VDEV_PARAM_UNSUPPORTED,
  904. .drop_unencry = WMI_VDEV_PARAM_UNSUPPORTED,
  905. .tx_encap_type = WMI_VDEV_PARAM_UNSUPPORTED,
  906. .ap_detect_out_of_sync_sleeping_sta_time_secs =
  907. WMI_10X_VDEV_PARAM_AP_DETECT_OUT_OF_SYNC_SLEEPING_STA_TIME_SECS,
  908. .rc_num_retries = WMI_VDEV_PARAM_UNSUPPORTED,
  909. .cabq_maxdur = WMI_VDEV_PARAM_UNSUPPORTED,
  910. .mfptest_set = WMI_VDEV_PARAM_UNSUPPORTED,
  911. .rts_fixed_rate = WMI_VDEV_PARAM_UNSUPPORTED,
  912. .vht_sgimask = WMI_VDEV_PARAM_UNSUPPORTED,
  913. .vht80_ratemask = WMI_VDEV_PARAM_UNSUPPORTED,
  914. .early_rx_adjust_enable = WMI_VDEV_PARAM_UNSUPPORTED,
  915. .early_rx_tgt_bmiss_num = WMI_VDEV_PARAM_UNSUPPORTED,
  916. .early_rx_bmiss_sample_cycle = WMI_VDEV_PARAM_UNSUPPORTED,
  917. .early_rx_slop_step = WMI_VDEV_PARAM_UNSUPPORTED,
  918. .early_rx_init_slop = WMI_VDEV_PARAM_UNSUPPORTED,
  919. .early_rx_adjust_pause = WMI_VDEV_PARAM_UNSUPPORTED,
  920. .proxy_sta = WMI_VDEV_PARAM_UNSUPPORTED,
  921. .meru_vc = WMI_VDEV_PARAM_UNSUPPORTED,
  922. .rx_decap_type = WMI_VDEV_PARAM_UNSUPPORTED,
  923. .bw_nss_ratemask = WMI_VDEV_PARAM_UNSUPPORTED,
  924. };
  925. static struct wmi_vdev_param_map wmi_10_4_vdev_param_map = {
  926. .rts_threshold = WMI_10_4_VDEV_PARAM_RTS_THRESHOLD,
  927. .fragmentation_threshold = WMI_10_4_VDEV_PARAM_FRAGMENTATION_THRESHOLD,
  928. .beacon_interval = WMI_10_4_VDEV_PARAM_BEACON_INTERVAL,
  929. .listen_interval = WMI_10_4_VDEV_PARAM_LISTEN_INTERVAL,
  930. .multicast_rate = WMI_10_4_VDEV_PARAM_MULTICAST_RATE,
  931. .mgmt_tx_rate = WMI_10_4_VDEV_PARAM_MGMT_TX_RATE,
  932. .slot_time = WMI_10_4_VDEV_PARAM_SLOT_TIME,
  933. .preamble = WMI_10_4_VDEV_PARAM_PREAMBLE,
  934. .swba_time = WMI_10_4_VDEV_PARAM_SWBA_TIME,
  935. .wmi_vdev_stats_update_period = WMI_10_4_VDEV_STATS_UPDATE_PERIOD,
  936. .wmi_vdev_pwrsave_ageout_time = WMI_10_4_VDEV_PWRSAVE_AGEOUT_TIME,
  937. .wmi_vdev_host_swba_interval = WMI_10_4_VDEV_HOST_SWBA_INTERVAL,
  938. .dtim_period = WMI_10_4_VDEV_PARAM_DTIM_PERIOD,
  939. .wmi_vdev_oc_scheduler_air_time_limit =
  940. WMI_10_4_VDEV_OC_SCHEDULER_AIR_TIME_LIMIT,
  941. .wds = WMI_10_4_VDEV_PARAM_WDS,
  942. .atim_window = WMI_10_4_VDEV_PARAM_ATIM_WINDOW,
  943. .bmiss_count_max = WMI_10_4_VDEV_PARAM_BMISS_COUNT_MAX,
  944. .bmiss_first_bcnt = WMI_10_4_VDEV_PARAM_BMISS_FIRST_BCNT,
  945. .bmiss_final_bcnt = WMI_10_4_VDEV_PARAM_BMISS_FINAL_BCNT,
  946. .feature_wmm = WMI_10_4_VDEV_PARAM_FEATURE_WMM,
  947. .chwidth = WMI_10_4_VDEV_PARAM_CHWIDTH,
  948. .chextoffset = WMI_10_4_VDEV_PARAM_CHEXTOFFSET,
  949. .disable_htprotection = WMI_10_4_VDEV_PARAM_DISABLE_HTPROTECTION,
  950. .sta_quickkickout = WMI_10_4_VDEV_PARAM_STA_QUICKKICKOUT,
  951. .mgmt_rate = WMI_10_4_VDEV_PARAM_MGMT_RATE,
  952. .protection_mode = WMI_10_4_VDEV_PARAM_PROTECTION_MODE,
  953. .fixed_rate = WMI_10_4_VDEV_PARAM_FIXED_RATE,
  954. .sgi = WMI_10_4_VDEV_PARAM_SGI,
  955. .ldpc = WMI_10_4_VDEV_PARAM_LDPC,
  956. .tx_stbc = WMI_10_4_VDEV_PARAM_TX_STBC,
  957. .rx_stbc = WMI_10_4_VDEV_PARAM_RX_STBC,
  958. .intra_bss_fwd = WMI_10_4_VDEV_PARAM_INTRA_BSS_FWD,
  959. .def_keyid = WMI_10_4_VDEV_PARAM_DEF_KEYID,
  960. .nss = WMI_10_4_VDEV_PARAM_NSS,
  961. .bcast_data_rate = WMI_10_4_VDEV_PARAM_BCAST_DATA_RATE,
  962. .mcast_data_rate = WMI_10_4_VDEV_PARAM_MCAST_DATA_RATE,
  963. .mcast_indicate = WMI_10_4_VDEV_PARAM_MCAST_INDICATE,
  964. .dhcp_indicate = WMI_10_4_VDEV_PARAM_DHCP_INDICATE,
  965. .unknown_dest_indicate = WMI_10_4_VDEV_PARAM_UNKNOWN_DEST_INDICATE,
  966. .ap_keepalive_min_idle_inactive_time_secs =
  967. WMI_10_4_VDEV_PARAM_AP_KEEPALIVE_MIN_IDLE_INACTIVE_TIME_SECS,
  968. .ap_keepalive_max_idle_inactive_time_secs =
  969. WMI_10_4_VDEV_PARAM_AP_KEEPALIVE_MAX_IDLE_INACTIVE_TIME_SECS,
  970. .ap_keepalive_max_unresponsive_time_secs =
  971. WMI_10_4_VDEV_PARAM_AP_KEEPALIVE_MAX_UNRESPONSIVE_TIME_SECS,
  972. .ap_enable_nawds = WMI_10_4_VDEV_PARAM_AP_ENABLE_NAWDS,
  973. .mcast2ucast_set = WMI_10_4_VDEV_PARAM_MCAST2UCAST_SET,
  974. .enable_rtscts = WMI_10_4_VDEV_PARAM_ENABLE_RTSCTS,
  975. .txbf = WMI_10_4_VDEV_PARAM_TXBF,
  976. .packet_powersave = WMI_10_4_VDEV_PARAM_PACKET_POWERSAVE,
  977. .drop_unencry = WMI_10_4_VDEV_PARAM_DROP_UNENCRY,
  978. .tx_encap_type = WMI_10_4_VDEV_PARAM_TX_ENCAP_TYPE,
  979. .ap_detect_out_of_sync_sleeping_sta_time_secs =
  980. WMI_10_4_VDEV_PARAM_AP_DETECT_OUT_OF_SYNC_SLEEPING_STA_TIME_SECS,
  981. .rc_num_retries = WMI_10_4_VDEV_PARAM_RC_NUM_RETRIES,
  982. .cabq_maxdur = WMI_10_4_VDEV_PARAM_CABQ_MAXDUR,
  983. .mfptest_set = WMI_10_4_VDEV_PARAM_MFPTEST_SET,
  984. .rts_fixed_rate = WMI_10_4_VDEV_PARAM_RTS_FIXED_RATE,
  985. .vht_sgimask = WMI_10_4_VDEV_PARAM_VHT_SGIMASK,
  986. .vht80_ratemask = WMI_10_4_VDEV_PARAM_VHT80_RATEMASK,
  987. .early_rx_adjust_enable = WMI_10_4_VDEV_PARAM_EARLY_RX_ADJUST_ENABLE,
  988. .early_rx_tgt_bmiss_num = WMI_10_4_VDEV_PARAM_EARLY_RX_TGT_BMISS_NUM,
  989. .early_rx_bmiss_sample_cycle =
  990. WMI_10_4_VDEV_PARAM_EARLY_RX_BMISS_SAMPLE_CYCLE,
  991. .early_rx_slop_step = WMI_10_4_VDEV_PARAM_EARLY_RX_SLOP_STEP,
  992. .early_rx_init_slop = WMI_10_4_VDEV_PARAM_EARLY_RX_INIT_SLOP,
  993. .early_rx_adjust_pause = WMI_10_4_VDEV_PARAM_EARLY_RX_ADJUST_PAUSE,
  994. .proxy_sta = WMI_10_4_VDEV_PARAM_PROXY_STA,
  995. .meru_vc = WMI_10_4_VDEV_PARAM_MERU_VC,
  996. .rx_decap_type = WMI_10_4_VDEV_PARAM_RX_DECAP_TYPE,
  997. .bw_nss_ratemask = WMI_10_4_VDEV_PARAM_BW_NSS_RATEMASK,
  998. };
  999. static struct wmi_pdev_param_map wmi_pdev_param_map = {
  1000. .tx_chain_mask = WMI_PDEV_PARAM_TX_CHAIN_MASK,
  1001. .rx_chain_mask = WMI_PDEV_PARAM_RX_CHAIN_MASK,
  1002. .txpower_limit2g = WMI_PDEV_PARAM_TXPOWER_LIMIT2G,
  1003. .txpower_limit5g = WMI_PDEV_PARAM_TXPOWER_LIMIT5G,
  1004. .txpower_scale = WMI_PDEV_PARAM_TXPOWER_SCALE,
  1005. .beacon_gen_mode = WMI_PDEV_PARAM_BEACON_GEN_MODE,
  1006. .beacon_tx_mode = WMI_PDEV_PARAM_BEACON_TX_MODE,
  1007. .resmgr_offchan_mode = WMI_PDEV_PARAM_RESMGR_OFFCHAN_MODE,
  1008. .protection_mode = WMI_PDEV_PARAM_PROTECTION_MODE,
  1009. .dynamic_bw = WMI_PDEV_PARAM_DYNAMIC_BW,
  1010. .non_agg_sw_retry_th = WMI_PDEV_PARAM_NON_AGG_SW_RETRY_TH,
  1011. .agg_sw_retry_th = WMI_PDEV_PARAM_AGG_SW_RETRY_TH,
  1012. .sta_kickout_th = WMI_PDEV_PARAM_STA_KICKOUT_TH,
  1013. .ac_aggrsize_scaling = WMI_PDEV_PARAM_AC_AGGRSIZE_SCALING,
  1014. .ltr_enable = WMI_PDEV_PARAM_LTR_ENABLE,
  1015. .ltr_ac_latency_be = WMI_PDEV_PARAM_LTR_AC_LATENCY_BE,
  1016. .ltr_ac_latency_bk = WMI_PDEV_PARAM_LTR_AC_LATENCY_BK,
  1017. .ltr_ac_latency_vi = WMI_PDEV_PARAM_LTR_AC_LATENCY_VI,
  1018. .ltr_ac_latency_vo = WMI_PDEV_PARAM_LTR_AC_LATENCY_VO,
  1019. .ltr_ac_latency_timeout = WMI_PDEV_PARAM_LTR_AC_LATENCY_TIMEOUT,
  1020. .ltr_sleep_override = WMI_PDEV_PARAM_LTR_SLEEP_OVERRIDE,
  1021. .ltr_rx_override = WMI_PDEV_PARAM_LTR_RX_OVERRIDE,
  1022. .ltr_tx_activity_timeout = WMI_PDEV_PARAM_LTR_TX_ACTIVITY_TIMEOUT,
  1023. .l1ss_enable = WMI_PDEV_PARAM_L1SS_ENABLE,
  1024. .dsleep_enable = WMI_PDEV_PARAM_DSLEEP_ENABLE,
  1025. .pcielp_txbuf_flush = WMI_PDEV_PARAM_PCIELP_TXBUF_FLUSH,
  1026. .pcielp_txbuf_watermark = WMI_PDEV_PARAM_PCIELP_TXBUF_TMO_EN,
  1027. .pcielp_txbuf_tmo_en = WMI_PDEV_PARAM_PCIELP_TXBUF_TMO_EN,
  1028. .pcielp_txbuf_tmo_value = WMI_PDEV_PARAM_PCIELP_TXBUF_TMO_VALUE,
  1029. .pdev_stats_update_period = WMI_PDEV_PARAM_PDEV_STATS_UPDATE_PERIOD,
  1030. .vdev_stats_update_period = WMI_PDEV_PARAM_VDEV_STATS_UPDATE_PERIOD,
  1031. .peer_stats_update_period = WMI_PDEV_PARAM_PEER_STATS_UPDATE_PERIOD,
  1032. .bcnflt_stats_update_period = WMI_PDEV_PARAM_BCNFLT_STATS_UPDATE_PERIOD,
  1033. .pmf_qos = WMI_PDEV_PARAM_PMF_QOS,
  1034. .arp_ac_override = WMI_PDEV_PARAM_ARP_AC_OVERRIDE,
  1035. .dcs = WMI_PDEV_PARAM_DCS,
  1036. .ani_enable = WMI_PDEV_PARAM_ANI_ENABLE,
  1037. .ani_poll_period = WMI_PDEV_PARAM_ANI_POLL_PERIOD,
  1038. .ani_listen_period = WMI_PDEV_PARAM_ANI_LISTEN_PERIOD,
  1039. .ani_ofdm_level = WMI_PDEV_PARAM_ANI_OFDM_LEVEL,
  1040. .ani_cck_level = WMI_PDEV_PARAM_ANI_CCK_LEVEL,
  1041. .dyntxchain = WMI_PDEV_PARAM_DYNTXCHAIN,
  1042. .proxy_sta = WMI_PDEV_PARAM_PROXY_STA,
  1043. .idle_ps_config = WMI_PDEV_PARAM_IDLE_PS_CONFIG,
  1044. .power_gating_sleep = WMI_PDEV_PARAM_POWER_GATING_SLEEP,
  1045. .fast_channel_reset = WMI_PDEV_PARAM_UNSUPPORTED,
  1046. .burst_dur = WMI_PDEV_PARAM_UNSUPPORTED,
  1047. .burst_enable = WMI_PDEV_PARAM_UNSUPPORTED,
  1048. .cal_period = WMI_PDEV_PARAM_UNSUPPORTED,
  1049. .aggr_burst = WMI_PDEV_PARAM_UNSUPPORTED,
  1050. .rx_decap_mode = WMI_PDEV_PARAM_UNSUPPORTED,
  1051. .smart_antenna_default_antenna = WMI_PDEV_PARAM_UNSUPPORTED,
  1052. .igmpmld_override = WMI_PDEV_PARAM_UNSUPPORTED,
  1053. .igmpmld_tid = WMI_PDEV_PARAM_UNSUPPORTED,
  1054. .antenna_gain = WMI_PDEV_PARAM_UNSUPPORTED,
  1055. .rx_filter = WMI_PDEV_PARAM_UNSUPPORTED,
  1056. .set_mcast_to_ucast_tid = WMI_PDEV_PARAM_UNSUPPORTED,
  1057. .proxy_sta_mode = WMI_PDEV_PARAM_UNSUPPORTED,
  1058. .set_mcast2ucast_mode = WMI_PDEV_PARAM_UNSUPPORTED,
  1059. .set_mcast2ucast_buffer = WMI_PDEV_PARAM_UNSUPPORTED,
  1060. .remove_mcast2ucast_buffer = WMI_PDEV_PARAM_UNSUPPORTED,
  1061. .peer_sta_ps_statechg_enable = WMI_PDEV_PARAM_UNSUPPORTED,
  1062. .igmpmld_ac_override = WMI_PDEV_PARAM_UNSUPPORTED,
  1063. .block_interbss = WMI_PDEV_PARAM_UNSUPPORTED,
  1064. .set_disable_reset_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1065. .set_msdu_ttl_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1066. .set_ppdu_duration_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1067. .txbf_sound_period_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1068. .set_promisc_mode_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1069. .set_burst_mode_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1070. .en_stats = WMI_PDEV_PARAM_UNSUPPORTED,
  1071. .mu_group_policy = WMI_PDEV_PARAM_UNSUPPORTED,
  1072. .noise_detection = WMI_PDEV_PARAM_UNSUPPORTED,
  1073. .noise_threshold = WMI_PDEV_PARAM_UNSUPPORTED,
  1074. .dpd_enable = WMI_PDEV_PARAM_UNSUPPORTED,
  1075. .set_mcast_bcast_echo = WMI_PDEV_PARAM_UNSUPPORTED,
  1076. .atf_strict_sch = WMI_PDEV_PARAM_UNSUPPORTED,
  1077. .atf_sched_duration = WMI_PDEV_PARAM_UNSUPPORTED,
  1078. .ant_plzn = WMI_PDEV_PARAM_UNSUPPORTED,
  1079. .mgmt_retry_limit = WMI_PDEV_PARAM_UNSUPPORTED,
  1080. .sensitivity_level = WMI_PDEV_PARAM_UNSUPPORTED,
  1081. .signed_txpower_2g = WMI_PDEV_PARAM_UNSUPPORTED,
  1082. .signed_txpower_5g = WMI_PDEV_PARAM_UNSUPPORTED,
  1083. .enable_per_tid_amsdu = WMI_PDEV_PARAM_UNSUPPORTED,
  1084. .enable_per_tid_ampdu = WMI_PDEV_PARAM_UNSUPPORTED,
  1085. .cca_threshold = WMI_PDEV_PARAM_UNSUPPORTED,
  1086. .rts_fixed_rate = WMI_PDEV_PARAM_UNSUPPORTED,
  1087. .pdev_reset = WMI_PDEV_PARAM_UNSUPPORTED,
  1088. .wapi_mbssid_offset = WMI_PDEV_PARAM_UNSUPPORTED,
  1089. .arp_srcaddr = WMI_PDEV_PARAM_UNSUPPORTED,
  1090. .arp_dstaddr = WMI_PDEV_PARAM_UNSUPPORTED,
  1091. };
  1092. static struct wmi_pdev_param_map wmi_10x_pdev_param_map = {
  1093. .tx_chain_mask = WMI_10X_PDEV_PARAM_TX_CHAIN_MASK,
  1094. .rx_chain_mask = WMI_10X_PDEV_PARAM_RX_CHAIN_MASK,
  1095. .txpower_limit2g = WMI_10X_PDEV_PARAM_TXPOWER_LIMIT2G,
  1096. .txpower_limit5g = WMI_10X_PDEV_PARAM_TXPOWER_LIMIT5G,
  1097. .txpower_scale = WMI_10X_PDEV_PARAM_TXPOWER_SCALE,
  1098. .beacon_gen_mode = WMI_10X_PDEV_PARAM_BEACON_GEN_MODE,
  1099. .beacon_tx_mode = WMI_10X_PDEV_PARAM_BEACON_TX_MODE,
  1100. .resmgr_offchan_mode = WMI_10X_PDEV_PARAM_RESMGR_OFFCHAN_MODE,
  1101. .protection_mode = WMI_10X_PDEV_PARAM_PROTECTION_MODE,
  1102. .dynamic_bw = WMI_10X_PDEV_PARAM_DYNAMIC_BW,
  1103. .non_agg_sw_retry_th = WMI_10X_PDEV_PARAM_NON_AGG_SW_RETRY_TH,
  1104. .agg_sw_retry_th = WMI_10X_PDEV_PARAM_AGG_SW_RETRY_TH,
  1105. .sta_kickout_th = WMI_10X_PDEV_PARAM_STA_KICKOUT_TH,
  1106. .ac_aggrsize_scaling = WMI_10X_PDEV_PARAM_AC_AGGRSIZE_SCALING,
  1107. .ltr_enable = WMI_10X_PDEV_PARAM_LTR_ENABLE,
  1108. .ltr_ac_latency_be = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_BE,
  1109. .ltr_ac_latency_bk = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_BK,
  1110. .ltr_ac_latency_vi = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_VI,
  1111. .ltr_ac_latency_vo = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_VO,
  1112. .ltr_ac_latency_timeout = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_TIMEOUT,
  1113. .ltr_sleep_override = WMI_10X_PDEV_PARAM_LTR_SLEEP_OVERRIDE,
  1114. .ltr_rx_override = WMI_10X_PDEV_PARAM_LTR_RX_OVERRIDE,
  1115. .ltr_tx_activity_timeout = WMI_10X_PDEV_PARAM_LTR_TX_ACTIVITY_TIMEOUT,
  1116. .l1ss_enable = WMI_10X_PDEV_PARAM_L1SS_ENABLE,
  1117. .dsleep_enable = WMI_10X_PDEV_PARAM_DSLEEP_ENABLE,
  1118. .pcielp_txbuf_flush = WMI_PDEV_PARAM_UNSUPPORTED,
  1119. .pcielp_txbuf_watermark = WMI_PDEV_PARAM_UNSUPPORTED,
  1120. .pcielp_txbuf_tmo_en = WMI_PDEV_PARAM_UNSUPPORTED,
  1121. .pcielp_txbuf_tmo_value = WMI_PDEV_PARAM_UNSUPPORTED,
  1122. .pdev_stats_update_period = WMI_10X_PDEV_PARAM_PDEV_STATS_UPDATE_PERIOD,
  1123. .vdev_stats_update_period = WMI_10X_PDEV_PARAM_VDEV_STATS_UPDATE_PERIOD,
  1124. .peer_stats_update_period = WMI_10X_PDEV_PARAM_PEER_STATS_UPDATE_PERIOD,
  1125. .bcnflt_stats_update_period =
  1126. WMI_10X_PDEV_PARAM_BCNFLT_STATS_UPDATE_PERIOD,
  1127. .pmf_qos = WMI_10X_PDEV_PARAM_PMF_QOS,
  1128. .arp_ac_override = WMI_10X_PDEV_PARAM_ARPDHCP_AC_OVERRIDE,
  1129. .dcs = WMI_10X_PDEV_PARAM_DCS,
  1130. .ani_enable = WMI_10X_PDEV_PARAM_ANI_ENABLE,
  1131. .ani_poll_period = WMI_10X_PDEV_PARAM_ANI_POLL_PERIOD,
  1132. .ani_listen_period = WMI_10X_PDEV_PARAM_ANI_LISTEN_PERIOD,
  1133. .ani_ofdm_level = WMI_10X_PDEV_PARAM_ANI_OFDM_LEVEL,
  1134. .ani_cck_level = WMI_10X_PDEV_PARAM_ANI_CCK_LEVEL,
  1135. .dyntxchain = WMI_10X_PDEV_PARAM_DYNTXCHAIN,
  1136. .proxy_sta = WMI_PDEV_PARAM_UNSUPPORTED,
  1137. .idle_ps_config = WMI_PDEV_PARAM_UNSUPPORTED,
  1138. .power_gating_sleep = WMI_PDEV_PARAM_UNSUPPORTED,
  1139. .fast_channel_reset = WMI_10X_PDEV_PARAM_FAST_CHANNEL_RESET,
  1140. .burst_dur = WMI_10X_PDEV_PARAM_BURST_DUR,
  1141. .burst_enable = WMI_10X_PDEV_PARAM_BURST_ENABLE,
  1142. .cal_period = WMI_10X_PDEV_PARAM_CAL_PERIOD,
  1143. .aggr_burst = WMI_PDEV_PARAM_UNSUPPORTED,
  1144. .rx_decap_mode = WMI_PDEV_PARAM_UNSUPPORTED,
  1145. .smart_antenna_default_antenna = WMI_PDEV_PARAM_UNSUPPORTED,
  1146. .igmpmld_override = WMI_PDEV_PARAM_UNSUPPORTED,
  1147. .igmpmld_tid = WMI_PDEV_PARAM_UNSUPPORTED,
  1148. .antenna_gain = WMI_PDEV_PARAM_UNSUPPORTED,
  1149. .rx_filter = WMI_PDEV_PARAM_UNSUPPORTED,
  1150. .set_mcast_to_ucast_tid = WMI_PDEV_PARAM_UNSUPPORTED,
  1151. .proxy_sta_mode = WMI_PDEV_PARAM_UNSUPPORTED,
  1152. .set_mcast2ucast_mode = WMI_PDEV_PARAM_UNSUPPORTED,
  1153. .set_mcast2ucast_buffer = WMI_PDEV_PARAM_UNSUPPORTED,
  1154. .remove_mcast2ucast_buffer = WMI_PDEV_PARAM_UNSUPPORTED,
  1155. .peer_sta_ps_statechg_enable = WMI_PDEV_PARAM_UNSUPPORTED,
  1156. .igmpmld_ac_override = WMI_PDEV_PARAM_UNSUPPORTED,
  1157. .block_interbss = WMI_PDEV_PARAM_UNSUPPORTED,
  1158. .set_disable_reset_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1159. .set_msdu_ttl_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1160. .set_ppdu_duration_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1161. .txbf_sound_period_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1162. .set_promisc_mode_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1163. .set_burst_mode_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1164. .en_stats = WMI_PDEV_PARAM_UNSUPPORTED,
  1165. .mu_group_policy = WMI_PDEV_PARAM_UNSUPPORTED,
  1166. .noise_detection = WMI_PDEV_PARAM_UNSUPPORTED,
  1167. .noise_threshold = WMI_PDEV_PARAM_UNSUPPORTED,
  1168. .dpd_enable = WMI_PDEV_PARAM_UNSUPPORTED,
  1169. .set_mcast_bcast_echo = WMI_PDEV_PARAM_UNSUPPORTED,
  1170. .atf_strict_sch = WMI_PDEV_PARAM_UNSUPPORTED,
  1171. .atf_sched_duration = WMI_PDEV_PARAM_UNSUPPORTED,
  1172. .ant_plzn = WMI_PDEV_PARAM_UNSUPPORTED,
  1173. .mgmt_retry_limit = WMI_PDEV_PARAM_UNSUPPORTED,
  1174. .sensitivity_level = WMI_PDEV_PARAM_UNSUPPORTED,
  1175. .signed_txpower_2g = WMI_PDEV_PARAM_UNSUPPORTED,
  1176. .signed_txpower_5g = WMI_PDEV_PARAM_UNSUPPORTED,
  1177. .enable_per_tid_amsdu = WMI_PDEV_PARAM_UNSUPPORTED,
  1178. .enable_per_tid_ampdu = WMI_PDEV_PARAM_UNSUPPORTED,
  1179. .cca_threshold = WMI_PDEV_PARAM_UNSUPPORTED,
  1180. .rts_fixed_rate = WMI_PDEV_PARAM_UNSUPPORTED,
  1181. .pdev_reset = WMI_PDEV_PARAM_UNSUPPORTED,
  1182. .wapi_mbssid_offset = WMI_PDEV_PARAM_UNSUPPORTED,
  1183. .arp_srcaddr = WMI_PDEV_PARAM_UNSUPPORTED,
  1184. .arp_dstaddr = WMI_PDEV_PARAM_UNSUPPORTED,
  1185. };
  1186. static struct wmi_pdev_param_map wmi_10_2_4_pdev_param_map = {
  1187. .tx_chain_mask = WMI_10X_PDEV_PARAM_TX_CHAIN_MASK,
  1188. .rx_chain_mask = WMI_10X_PDEV_PARAM_RX_CHAIN_MASK,
  1189. .txpower_limit2g = WMI_10X_PDEV_PARAM_TXPOWER_LIMIT2G,
  1190. .txpower_limit5g = WMI_10X_PDEV_PARAM_TXPOWER_LIMIT5G,
  1191. .txpower_scale = WMI_10X_PDEV_PARAM_TXPOWER_SCALE,
  1192. .beacon_gen_mode = WMI_10X_PDEV_PARAM_BEACON_GEN_MODE,
  1193. .beacon_tx_mode = WMI_10X_PDEV_PARAM_BEACON_TX_MODE,
  1194. .resmgr_offchan_mode = WMI_10X_PDEV_PARAM_RESMGR_OFFCHAN_MODE,
  1195. .protection_mode = WMI_10X_PDEV_PARAM_PROTECTION_MODE,
  1196. .dynamic_bw = WMI_10X_PDEV_PARAM_DYNAMIC_BW,
  1197. .non_agg_sw_retry_th = WMI_10X_PDEV_PARAM_NON_AGG_SW_RETRY_TH,
  1198. .agg_sw_retry_th = WMI_10X_PDEV_PARAM_AGG_SW_RETRY_TH,
  1199. .sta_kickout_th = WMI_10X_PDEV_PARAM_STA_KICKOUT_TH,
  1200. .ac_aggrsize_scaling = WMI_10X_PDEV_PARAM_AC_AGGRSIZE_SCALING,
  1201. .ltr_enable = WMI_10X_PDEV_PARAM_LTR_ENABLE,
  1202. .ltr_ac_latency_be = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_BE,
  1203. .ltr_ac_latency_bk = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_BK,
  1204. .ltr_ac_latency_vi = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_VI,
  1205. .ltr_ac_latency_vo = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_VO,
  1206. .ltr_ac_latency_timeout = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_TIMEOUT,
  1207. .ltr_sleep_override = WMI_10X_PDEV_PARAM_LTR_SLEEP_OVERRIDE,
  1208. .ltr_rx_override = WMI_10X_PDEV_PARAM_LTR_RX_OVERRIDE,
  1209. .ltr_tx_activity_timeout = WMI_10X_PDEV_PARAM_LTR_TX_ACTIVITY_TIMEOUT,
  1210. .l1ss_enable = WMI_10X_PDEV_PARAM_L1SS_ENABLE,
  1211. .dsleep_enable = WMI_10X_PDEV_PARAM_DSLEEP_ENABLE,
  1212. .pcielp_txbuf_flush = WMI_PDEV_PARAM_UNSUPPORTED,
  1213. .pcielp_txbuf_watermark = WMI_PDEV_PARAM_UNSUPPORTED,
  1214. .pcielp_txbuf_tmo_en = WMI_PDEV_PARAM_UNSUPPORTED,
  1215. .pcielp_txbuf_tmo_value = WMI_PDEV_PARAM_UNSUPPORTED,
  1216. .pdev_stats_update_period = WMI_10X_PDEV_PARAM_PDEV_STATS_UPDATE_PERIOD,
  1217. .vdev_stats_update_period = WMI_10X_PDEV_PARAM_VDEV_STATS_UPDATE_PERIOD,
  1218. .peer_stats_update_period = WMI_10X_PDEV_PARAM_PEER_STATS_UPDATE_PERIOD,
  1219. .bcnflt_stats_update_period =
  1220. WMI_10X_PDEV_PARAM_BCNFLT_STATS_UPDATE_PERIOD,
  1221. .pmf_qos = WMI_10X_PDEV_PARAM_PMF_QOS,
  1222. .arp_ac_override = WMI_10X_PDEV_PARAM_ARPDHCP_AC_OVERRIDE,
  1223. .dcs = WMI_10X_PDEV_PARAM_DCS,
  1224. .ani_enable = WMI_10X_PDEV_PARAM_ANI_ENABLE,
  1225. .ani_poll_period = WMI_10X_PDEV_PARAM_ANI_POLL_PERIOD,
  1226. .ani_listen_period = WMI_10X_PDEV_PARAM_ANI_LISTEN_PERIOD,
  1227. .ani_ofdm_level = WMI_10X_PDEV_PARAM_ANI_OFDM_LEVEL,
  1228. .ani_cck_level = WMI_10X_PDEV_PARAM_ANI_CCK_LEVEL,
  1229. .dyntxchain = WMI_10X_PDEV_PARAM_DYNTXCHAIN,
  1230. .proxy_sta = WMI_PDEV_PARAM_UNSUPPORTED,
  1231. .idle_ps_config = WMI_PDEV_PARAM_UNSUPPORTED,
  1232. .power_gating_sleep = WMI_PDEV_PARAM_UNSUPPORTED,
  1233. .fast_channel_reset = WMI_10X_PDEV_PARAM_FAST_CHANNEL_RESET,
  1234. .burst_dur = WMI_10X_PDEV_PARAM_BURST_DUR,
  1235. .burst_enable = WMI_10X_PDEV_PARAM_BURST_ENABLE,
  1236. .cal_period = WMI_10X_PDEV_PARAM_CAL_PERIOD,
  1237. .aggr_burst = WMI_PDEV_PARAM_UNSUPPORTED,
  1238. .rx_decap_mode = WMI_PDEV_PARAM_UNSUPPORTED,
  1239. .smart_antenna_default_antenna = WMI_PDEV_PARAM_UNSUPPORTED,
  1240. .igmpmld_override = WMI_PDEV_PARAM_UNSUPPORTED,
  1241. .igmpmld_tid = WMI_PDEV_PARAM_UNSUPPORTED,
  1242. .antenna_gain = WMI_PDEV_PARAM_UNSUPPORTED,
  1243. .rx_filter = WMI_PDEV_PARAM_UNSUPPORTED,
  1244. .set_mcast_to_ucast_tid = WMI_PDEV_PARAM_UNSUPPORTED,
  1245. .proxy_sta_mode = WMI_PDEV_PARAM_UNSUPPORTED,
  1246. .set_mcast2ucast_mode = WMI_PDEV_PARAM_UNSUPPORTED,
  1247. .set_mcast2ucast_buffer = WMI_PDEV_PARAM_UNSUPPORTED,
  1248. .remove_mcast2ucast_buffer = WMI_PDEV_PARAM_UNSUPPORTED,
  1249. .peer_sta_ps_statechg_enable = WMI_PDEV_PARAM_UNSUPPORTED,
  1250. .igmpmld_ac_override = WMI_PDEV_PARAM_UNSUPPORTED,
  1251. .block_interbss = WMI_PDEV_PARAM_UNSUPPORTED,
  1252. .set_disable_reset_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1253. .set_msdu_ttl_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1254. .set_ppdu_duration_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1255. .txbf_sound_period_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1256. .set_promisc_mode_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1257. .set_burst_mode_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1258. .en_stats = WMI_PDEV_PARAM_UNSUPPORTED,
  1259. .mu_group_policy = WMI_PDEV_PARAM_UNSUPPORTED,
  1260. .noise_detection = WMI_PDEV_PARAM_UNSUPPORTED,
  1261. .noise_threshold = WMI_PDEV_PARAM_UNSUPPORTED,
  1262. .dpd_enable = WMI_PDEV_PARAM_UNSUPPORTED,
  1263. .set_mcast_bcast_echo = WMI_PDEV_PARAM_UNSUPPORTED,
  1264. .atf_strict_sch = WMI_PDEV_PARAM_UNSUPPORTED,
  1265. .atf_sched_duration = WMI_PDEV_PARAM_UNSUPPORTED,
  1266. .ant_plzn = WMI_PDEV_PARAM_UNSUPPORTED,
  1267. .mgmt_retry_limit = WMI_PDEV_PARAM_UNSUPPORTED,
  1268. .sensitivity_level = WMI_PDEV_PARAM_UNSUPPORTED,
  1269. .signed_txpower_2g = WMI_PDEV_PARAM_UNSUPPORTED,
  1270. .signed_txpower_5g = WMI_PDEV_PARAM_UNSUPPORTED,
  1271. .enable_per_tid_amsdu = WMI_PDEV_PARAM_UNSUPPORTED,
  1272. .enable_per_tid_ampdu = WMI_PDEV_PARAM_UNSUPPORTED,
  1273. .cca_threshold = WMI_PDEV_PARAM_UNSUPPORTED,
  1274. .rts_fixed_rate = WMI_PDEV_PARAM_UNSUPPORTED,
  1275. .pdev_reset = WMI_PDEV_PARAM_UNSUPPORTED,
  1276. .wapi_mbssid_offset = WMI_PDEV_PARAM_UNSUPPORTED,
  1277. .arp_srcaddr = WMI_PDEV_PARAM_UNSUPPORTED,
  1278. .arp_dstaddr = WMI_PDEV_PARAM_UNSUPPORTED,
  1279. };
  1280. /* firmware 10.2 specific mappings */
  1281. static struct wmi_cmd_map wmi_10_2_cmd_map = {
  1282. .init_cmdid = WMI_10_2_INIT_CMDID,
  1283. .start_scan_cmdid = WMI_10_2_START_SCAN_CMDID,
  1284. .stop_scan_cmdid = WMI_10_2_STOP_SCAN_CMDID,
  1285. .scan_chan_list_cmdid = WMI_10_2_SCAN_CHAN_LIST_CMDID,
  1286. .scan_sch_prio_tbl_cmdid = WMI_CMD_UNSUPPORTED,
  1287. .pdev_set_regdomain_cmdid = WMI_10_2_PDEV_SET_REGDOMAIN_CMDID,
  1288. .pdev_set_channel_cmdid = WMI_10_2_PDEV_SET_CHANNEL_CMDID,
  1289. .pdev_set_param_cmdid = WMI_10_2_PDEV_SET_PARAM_CMDID,
  1290. .pdev_pktlog_enable_cmdid = WMI_10_2_PDEV_PKTLOG_ENABLE_CMDID,
  1291. .pdev_pktlog_disable_cmdid = WMI_10_2_PDEV_PKTLOG_DISABLE_CMDID,
  1292. .pdev_set_wmm_params_cmdid = WMI_10_2_PDEV_SET_WMM_PARAMS_CMDID,
  1293. .pdev_set_ht_cap_ie_cmdid = WMI_10_2_PDEV_SET_HT_CAP_IE_CMDID,
  1294. .pdev_set_vht_cap_ie_cmdid = WMI_10_2_PDEV_SET_VHT_CAP_IE_CMDID,
  1295. .pdev_set_quiet_mode_cmdid = WMI_10_2_PDEV_SET_QUIET_MODE_CMDID,
  1296. .pdev_green_ap_ps_enable_cmdid = WMI_10_2_PDEV_GREEN_AP_PS_ENABLE_CMDID,
  1297. .pdev_get_tpc_config_cmdid = WMI_10_2_PDEV_GET_TPC_CONFIG_CMDID,
  1298. .pdev_set_base_macaddr_cmdid = WMI_10_2_PDEV_SET_BASE_MACADDR_CMDID,
  1299. .vdev_create_cmdid = WMI_10_2_VDEV_CREATE_CMDID,
  1300. .vdev_delete_cmdid = WMI_10_2_VDEV_DELETE_CMDID,
  1301. .vdev_start_request_cmdid = WMI_10_2_VDEV_START_REQUEST_CMDID,
  1302. .vdev_restart_request_cmdid = WMI_10_2_VDEV_RESTART_REQUEST_CMDID,
  1303. .vdev_up_cmdid = WMI_10_2_VDEV_UP_CMDID,
  1304. .vdev_stop_cmdid = WMI_10_2_VDEV_STOP_CMDID,
  1305. .vdev_down_cmdid = WMI_10_2_VDEV_DOWN_CMDID,
  1306. .vdev_set_param_cmdid = WMI_10_2_VDEV_SET_PARAM_CMDID,
  1307. .vdev_install_key_cmdid = WMI_10_2_VDEV_INSTALL_KEY_CMDID,
  1308. .peer_create_cmdid = WMI_10_2_PEER_CREATE_CMDID,
  1309. .peer_delete_cmdid = WMI_10_2_PEER_DELETE_CMDID,
  1310. .peer_flush_tids_cmdid = WMI_10_2_PEER_FLUSH_TIDS_CMDID,
  1311. .peer_set_param_cmdid = WMI_10_2_PEER_SET_PARAM_CMDID,
  1312. .peer_assoc_cmdid = WMI_10_2_PEER_ASSOC_CMDID,
  1313. .peer_add_wds_entry_cmdid = WMI_10_2_PEER_ADD_WDS_ENTRY_CMDID,
  1314. .peer_remove_wds_entry_cmdid = WMI_10_2_PEER_REMOVE_WDS_ENTRY_CMDID,
  1315. .peer_mcast_group_cmdid = WMI_10_2_PEER_MCAST_GROUP_CMDID,
  1316. .bcn_tx_cmdid = WMI_10_2_BCN_TX_CMDID,
  1317. .pdev_send_bcn_cmdid = WMI_10_2_PDEV_SEND_BCN_CMDID,
  1318. .bcn_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
  1319. .bcn_filter_rx_cmdid = WMI_10_2_BCN_FILTER_RX_CMDID,
  1320. .prb_req_filter_rx_cmdid = WMI_10_2_PRB_REQ_FILTER_RX_CMDID,
  1321. .mgmt_tx_cmdid = WMI_10_2_MGMT_TX_CMDID,
  1322. .prb_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
  1323. .addba_clear_resp_cmdid = WMI_10_2_ADDBA_CLEAR_RESP_CMDID,
  1324. .addba_send_cmdid = WMI_10_2_ADDBA_SEND_CMDID,
  1325. .addba_status_cmdid = WMI_10_2_ADDBA_STATUS_CMDID,
  1326. .delba_send_cmdid = WMI_10_2_DELBA_SEND_CMDID,
  1327. .addba_set_resp_cmdid = WMI_10_2_ADDBA_SET_RESP_CMDID,
  1328. .send_singleamsdu_cmdid = WMI_10_2_SEND_SINGLEAMSDU_CMDID,
  1329. .sta_powersave_mode_cmdid = WMI_10_2_STA_POWERSAVE_MODE_CMDID,
  1330. .sta_powersave_param_cmdid = WMI_10_2_STA_POWERSAVE_PARAM_CMDID,
  1331. .sta_mimo_ps_mode_cmdid = WMI_10_2_STA_MIMO_PS_MODE_CMDID,
  1332. .pdev_dfs_enable_cmdid = WMI_10_2_PDEV_DFS_ENABLE_CMDID,
  1333. .pdev_dfs_disable_cmdid = WMI_10_2_PDEV_DFS_DISABLE_CMDID,
  1334. .roam_scan_mode = WMI_10_2_ROAM_SCAN_MODE,
  1335. .roam_scan_rssi_threshold = WMI_10_2_ROAM_SCAN_RSSI_THRESHOLD,
  1336. .roam_scan_period = WMI_10_2_ROAM_SCAN_PERIOD,
  1337. .roam_scan_rssi_change_threshold =
  1338. WMI_10_2_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,
  1339. .roam_ap_profile = WMI_10_2_ROAM_AP_PROFILE,
  1340. .ofl_scan_add_ap_profile = WMI_10_2_OFL_SCAN_ADD_AP_PROFILE,
  1341. .ofl_scan_remove_ap_profile = WMI_10_2_OFL_SCAN_REMOVE_AP_PROFILE,
  1342. .ofl_scan_period = WMI_10_2_OFL_SCAN_PERIOD,
  1343. .p2p_dev_set_device_info = WMI_10_2_P2P_DEV_SET_DEVICE_INFO,
  1344. .p2p_dev_set_discoverability = WMI_10_2_P2P_DEV_SET_DISCOVERABILITY,
  1345. .p2p_go_set_beacon_ie = WMI_10_2_P2P_GO_SET_BEACON_IE,
  1346. .p2p_go_set_probe_resp_ie = WMI_10_2_P2P_GO_SET_PROBE_RESP_IE,
  1347. .p2p_set_vendor_ie_data_cmdid = WMI_CMD_UNSUPPORTED,
  1348. .ap_ps_peer_param_cmdid = WMI_10_2_AP_PS_PEER_PARAM_CMDID,
  1349. .ap_ps_peer_uapsd_coex_cmdid = WMI_CMD_UNSUPPORTED,
  1350. .peer_rate_retry_sched_cmdid = WMI_10_2_PEER_RATE_RETRY_SCHED_CMDID,
  1351. .wlan_profile_trigger_cmdid = WMI_10_2_WLAN_PROFILE_TRIGGER_CMDID,
  1352. .wlan_profile_set_hist_intvl_cmdid =
  1353. WMI_10_2_WLAN_PROFILE_SET_HIST_INTVL_CMDID,
  1354. .wlan_profile_get_profile_data_cmdid =
  1355. WMI_10_2_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,
  1356. .wlan_profile_enable_profile_id_cmdid =
  1357. WMI_10_2_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,
  1358. .wlan_profile_list_profile_id_cmdid =
  1359. WMI_10_2_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,
  1360. .pdev_suspend_cmdid = WMI_10_2_PDEV_SUSPEND_CMDID,
  1361. .pdev_resume_cmdid = WMI_10_2_PDEV_RESUME_CMDID,
  1362. .add_bcn_filter_cmdid = WMI_10_2_ADD_BCN_FILTER_CMDID,
  1363. .rmv_bcn_filter_cmdid = WMI_10_2_RMV_BCN_FILTER_CMDID,
  1364. .wow_add_wake_pattern_cmdid = WMI_10_2_WOW_ADD_WAKE_PATTERN_CMDID,
  1365. .wow_del_wake_pattern_cmdid = WMI_10_2_WOW_DEL_WAKE_PATTERN_CMDID,
  1366. .wow_enable_disable_wake_event_cmdid =
  1367. WMI_10_2_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,
  1368. .wow_enable_cmdid = WMI_10_2_WOW_ENABLE_CMDID,
  1369. .wow_hostwakeup_from_sleep_cmdid =
  1370. WMI_10_2_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,
  1371. .rtt_measreq_cmdid = WMI_10_2_RTT_MEASREQ_CMDID,
  1372. .rtt_tsf_cmdid = WMI_10_2_RTT_TSF_CMDID,
  1373. .vdev_spectral_scan_configure_cmdid =
  1374. WMI_10_2_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID,
  1375. .vdev_spectral_scan_enable_cmdid =
  1376. WMI_10_2_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,
  1377. .request_stats_cmdid = WMI_10_2_REQUEST_STATS_CMDID,
  1378. .set_arp_ns_offload_cmdid = WMI_CMD_UNSUPPORTED,
  1379. .network_list_offload_config_cmdid = WMI_CMD_UNSUPPORTED,
  1380. .gtk_offload_cmdid = WMI_CMD_UNSUPPORTED,
  1381. .csa_offload_enable_cmdid = WMI_CMD_UNSUPPORTED,
  1382. .csa_offload_chanswitch_cmdid = WMI_CMD_UNSUPPORTED,
  1383. .chatter_set_mode_cmdid = WMI_CMD_UNSUPPORTED,
  1384. .peer_tid_addba_cmdid = WMI_CMD_UNSUPPORTED,
  1385. .peer_tid_delba_cmdid = WMI_CMD_UNSUPPORTED,
  1386. .sta_dtim_ps_method_cmdid = WMI_CMD_UNSUPPORTED,
  1387. .sta_uapsd_auto_trig_cmdid = WMI_CMD_UNSUPPORTED,
  1388. .sta_keepalive_cmd = WMI_CMD_UNSUPPORTED,
  1389. .echo_cmdid = WMI_10_2_ECHO_CMDID,
  1390. .pdev_utf_cmdid = WMI_10_2_PDEV_UTF_CMDID,
  1391. .dbglog_cfg_cmdid = WMI_10_2_DBGLOG_CFG_CMDID,
  1392. .pdev_qvit_cmdid = WMI_10_2_PDEV_QVIT_CMDID,
  1393. .pdev_ftm_intg_cmdid = WMI_CMD_UNSUPPORTED,
  1394. .vdev_set_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  1395. .vdev_get_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  1396. .force_fw_hang_cmdid = WMI_CMD_UNSUPPORTED,
  1397. .gpio_config_cmdid = WMI_10_2_GPIO_CONFIG_CMDID,
  1398. .gpio_output_cmdid = WMI_10_2_GPIO_OUTPUT_CMDID,
  1399. .pdev_get_temperature_cmdid = WMI_CMD_UNSUPPORTED,
  1400. .pdev_enable_adaptive_cca_cmdid = WMI_CMD_UNSUPPORTED,
  1401. .scan_update_request_cmdid = WMI_CMD_UNSUPPORTED,
  1402. .vdev_standby_response_cmdid = WMI_CMD_UNSUPPORTED,
  1403. .vdev_resume_response_cmdid = WMI_CMD_UNSUPPORTED,
  1404. .wlan_peer_caching_add_peer_cmdid = WMI_CMD_UNSUPPORTED,
  1405. .wlan_peer_caching_evict_peer_cmdid = WMI_CMD_UNSUPPORTED,
  1406. .wlan_peer_caching_restore_peer_cmdid = WMI_CMD_UNSUPPORTED,
  1407. .wlan_peer_caching_print_all_peers_info_cmdid = WMI_CMD_UNSUPPORTED,
  1408. .peer_update_wds_entry_cmdid = WMI_CMD_UNSUPPORTED,
  1409. .peer_add_proxy_sta_entry_cmdid = WMI_CMD_UNSUPPORTED,
  1410. .rtt_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  1411. .oem_req_cmdid = WMI_CMD_UNSUPPORTED,
  1412. .nan_cmdid = WMI_CMD_UNSUPPORTED,
  1413. .vdev_ratemask_cmdid = WMI_CMD_UNSUPPORTED,
  1414. .qboost_cfg_cmdid = WMI_CMD_UNSUPPORTED,
  1415. .pdev_smart_ant_enable_cmdid = WMI_CMD_UNSUPPORTED,
  1416. .pdev_smart_ant_set_rx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
  1417. .peer_smart_ant_set_tx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
  1418. .peer_smart_ant_set_train_info_cmdid = WMI_CMD_UNSUPPORTED,
  1419. .peer_smart_ant_set_node_config_ops_cmdid = WMI_CMD_UNSUPPORTED,
  1420. .pdev_set_antenna_switch_table_cmdid = WMI_CMD_UNSUPPORTED,
  1421. .pdev_set_ctl_table_cmdid = WMI_CMD_UNSUPPORTED,
  1422. .pdev_set_mimogain_table_cmdid = WMI_CMD_UNSUPPORTED,
  1423. .pdev_ratepwr_table_cmdid = WMI_CMD_UNSUPPORTED,
  1424. .pdev_ratepwr_chainmsk_table_cmdid = WMI_CMD_UNSUPPORTED,
  1425. .pdev_fips_cmdid = WMI_CMD_UNSUPPORTED,
  1426. .tt_set_conf_cmdid = WMI_CMD_UNSUPPORTED,
  1427. .fwtest_cmdid = WMI_CMD_UNSUPPORTED,
  1428. .vdev_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
  1429. .peer_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
  1430. .pdev_get_ani_cck_config_cmdid = WMI_CMD_UNSUPPORTED,
  1431. .pdev_get_ani_ofdm_config_cmdid = WMI_CMD_UNSUPPORTED,
  1432. .pdev_reserve_ast_entry_cmdid = WMI_CMD_UNSUPPORTED,
  1433. };
  1434. static struct wmi_pdev_param_map wmi_10_4_pdev_param_map = {
  1435. .tx_chain_mask = WMI_10_4_PDEV_PARAM_TX_CHAIN_MASK,
  1436. .rx_chain_mask = WMI_10_4_PDEV_PARAM_RX_CHAIN_MASK,
  1437. .txpower_limit2g = WMI_10_4_PDEV_PARAM_TXPOWER_LIMIT2G,
  1438. .txpower_limit5g = WMI_10_4_PDEV_PARAM_TXPOWER_LIMIT5G,
  1439. .txpower_scale = WMI_10_4_PDEV_PARAM_TXPOWER_SCALE,
  1440. .beacon_gen_mode = WMI_10_4_PDEV_PARAM_BEACON_GEN_MODE,
  1441. .beacon_tx_mode = WMI_10_4_PDEV_PARAM_BEACON_TX_MODE,
  1442. .resmgr_offchan_mode = WMI_10_4_PDEV_PARAM_RESMGR_OFFCHAN_MODE,
  1443. .protection_mode = WMI_10_4_PDEV_PARAM_PROTECTION_MODE,
  1444. .dynamic_bw = WMI_10_4_PDEV_PARAM_DYNAMIC_BW,
  1445. .non_agg_sw_retry_th = WMI_10_4_PDEV_PARAM_NON_AGG_SW_RETRY_TH,
  1446. .agg_sw_retry_th = WMI_10_4_PDEV_PARAM_AGG_SW_RETRY_TH,
  1447. .sta_kickout_th = WMI_10_4_PDEV_PARAM_STA_KICKOUT_TH,
  1448. .ac_aggrsize_scaling = WMI_10_4_PDEV_PARAM_AC_AGGRSIZE_SCALING,
  1449. .ltr_enable = WMI_10_4_PDEV_PARAM_LTR_ENABLE,
  1450. .ltr_ac_latency_be = WMI_10_4_PDEV_PARAM_LTR_AC_LATENCY_BE,
  1451. .ltr_ac_latency_bk = WMI_10_4_PDEV_PARAM_LTR_AC_LATENCY_BK,
  1452. .ltr_ac_latency_vi = WMI_10_4_PDEV_PARAM_LTR_AC_LATENCY_VI,
  1453. .ltr_ac_latency_vo = WMI_10_4_PDEV_PARAM_LTR_AC_LATENCY_VO,
  1454. .ltr_ac_latency_timeout = WMI_10_4_PDEV_PARAM_LTR_AC_LATENCY_TIMEOUT,
  1455. .ltr_sleep_override = WMI_10_4_PDEV_PARAM_LTR_SLEEP_OVERRIDE,
  1456. .ltr_rx_override = WMI_10_4_PDEV_PARAM_LTR_RX_OVERRIDE,
  1457. .ltr_tx_activity_timeout = WMI_10_4_PDEV_PARAM_LTR_TX_ACTIVITY_TIMEOUT,
  1458. .l1ss_enable = WMI_10_4_PDEV_PARAM_L1SS_ENABLE,
  1459. .dsleep_enable = WMI_10_4_PDEV_PARAM_DSLEEP_ENABLE,
  1460. .pcielp_txbuf_flush = WMI_10_4_PDEV_PARAM_PCIELP_TXBUF_FLUSH,
  1461. .pcielp_txbuf_watermark = WMI_10_4_PDEV_PARAM_PCIELP_TXBUF_WATERMARK,
  1462. .pcielp_txbuf_tmo_en = WMI_10_4_PDEV_PARAM_PCIELP_TXBUF_TMO_EN,
  1463. .pcielp_txbuf_tmo_value = WMI_10_4_PDEV_PARAM_PCIELP_TXBUF_TMO_VALUE,
  1464. .pdev_stats_update_period =
  1465. WMI_10_4_PDEV_PARAM_PDEV_STATS_UPDATE_PERIOD,
  1466. .vdev_stats_update_period =
  1467. WMI_10_4_PDEV_PARAM_VDEV_STATS_UPDATE_PERIOD,
  1468. .peer_stats_update_period =
  1469. WMI_10_4_PDEV_PARAM_PEER_STATS_UPDATE_PERIOD,
  1470. .bcnflt_stats_update_period =
  1471. WMI_10_4_PDEV_PARAM_BCNFLT_STATS_UPDATE_PERIOD,
  1472. .pmf_qos = WMI_10_4_PDEV_PARAM_PMF_QOS,
  1473. .arp_ac_override = WMI_10_4_PDEV_PARAM_ARP_AC_OVERRIDE,
  1474. .dcs = WMI_10_4_PDEV_PARAM_DCS,
  1475. .ani_enable = WMI_10_4_PDEV_PARAM_ANI_ENABLE,
  1476. .ani_poll_period = WMI_10_4_PDEV_PARAM_ANI_POLL_PERIOD,
  1477. .ani_listen_period = WMI_10_4_PDEV_PARAM_ANI_LISTEN_PERIOD,
  1478. .ani_ofdm_level = WMI_10_4_PDEV_PARAM_ANI_OFDM_LEVEL,
  1479. .ani_cck_level = WMI_10_4_PDEV_PARAM_ANI_CCK_LEVEL,
  1480. .dyntxchain = WMI_10_4_PDEV_PARAM_DYNTXCHAIN,
  1481. .proxy_sta = WMI_10_4_PDEV_PARAM_PROXY_STA,
  1482. .idle_ps_config = WMI_10_4_PDEV_PARAM_IDLE_PS_CONFIG,
  1483. .power_gating_sleep = WMI_10_4_PDEV_PARAM_POWER_GATING_SLEEP,
  1484. .fast_channel_reset = WMI_10_4_PDEV_PARAM_FAST_CHANNEL_RESET,
  1485. .burst_dur = WMI_10_4_PDEV_PARAM_BURST_DUR,
  1486. .burst_enable = WMI_10_4_PDEV_PARAM_BURST_ENABLE,
  1487. .cal_period = WMI_10_4_PDEV_PARAM_CAL_PERIOD,
  1488. .aggr_burst = WMI_10_4_PDEV_PARAM_AGGR_BURST,
  1489. .rx_decap_mode = WMI_10_4_PDEV_PARAM_RX_DECAP_MODE,
  1490. .smart_antenna_default_antenna =
  1491. WMI_10_4_PDEV_PARAM_SMART_ANTENNA_DEFAULT_ANTENNA,
  1492. .igmpmld_override = WMI_10_4_PDEV_PARAM_IGMPMLD_OVERRIDE,
  1493. .igmpmld_tid = WMI_10_4_PDEV_PARAM_IGMPMLD_TID,
  1494. .antenna_gain = WMI_10_4_PDEV_PARAM_ANTENNA_GAIN,
  1495. .rx_filter = WMI_10_4_PDEV_PARAM_RX_FILTER,
  1496. .set_mcast_to_ucast_tid = WMI_10_4_PDEV_SET_MCAST_TO_UCAST_TID,
  1497. .proxy_sta_mode = WMI_10_4_PDEV_PARAM_PROXY_STA_MODE,
  1498. .set_mcast2ucast_mode = WMI_10_4_PDEV_PARAM_SET_MCAST2UCAST_MODE,
  1499. .set_mcast2ucast_buffer = WMI_10_4_PDEV_PARAM_SET_MCAST2UCAST_BUFFER,
  1500. .remove_mcast2ucast_buffer =
  1501. WMI_10_4_PDEV_PARAM_REMOVE_MCAST2UCAST_BUFFER,
  1502. .peer_sta_ps_statechg_enable =
  1503. WMI_10_4_PDEV_PEER_STA_PS_STATECHG_ENABLE,
  1504. .igmpmld_ac_override = WMI_10_4_PDEV_PARAM_IGMPMLD_AC_OVERRIDE,
  1505. .block_interbss = WMI_10_4_PDEV_PARAM_BLOCK_INTERBSS,
  1506. .set_disable_reset_cmdid = WMI_10_4_PDEV_PARAM_SET_DISABLE_RESET_CMDID,
  1507. .set_msdu_ttl_cmdid = WMI_10_4_PDEV_PARAM_SET_MSDU_TTL_CMDID,
  1508. .set_ppdu_duration_cmdid = WMI_10_4_PDEV_PARAM_SET_PPDU_DURATION_CMDID,
  1509. .txbf_sound_period_cmdid = WMI_10_4_PDEV_PARAM_TXBF_SOUND_PERIOD_CMDID,
  1510. .set_promisc_mode_cmdid = WMI_10_4_PDEV_PARAM_SET_PROMISC_MODE_CMDID,
  1511. .set_burst_mode_cmdid = WMI_10_4_PDEV_PARAM_SET_BURST_MODE_CMDID,
  1512. .en_stats = WMI_10_4_PDEV_PARAM_EN_STATS,
  1513. .mu_group_policy = WMI_10_4_PDEV_PARAM_MU_GROUP_POLICY,
  1514. .noise_detection = WMI_10_4_PDEV_PARAM_NOISE_DETECTION,
  1515. .noise_threshold = WMI_10_4_PDEV_PARAM_NOISE_THRESHOLD,
  1516. .dpd_enable = WMI_10_4_PDEV_PARAM_DPD_ENABLE,
  1517. .set_mcast_bcast_echo = WMI_10_4_PDEV_PARAM_SET_MCAST_BCAST_ECHO,
  1518. .atf_strict_sch = WMI_10_4_PDEV_PARAM_ATF_STRICT_SCH,
  1519. .atf_sched_duration = WMI_10_4_PDEV_PARAM_ATF_SCHED_DURATION,
  1520. .ant_plzn = WMI_10_4_PDEV_PARAM_ANT_PLZN,
  1521. .mgmt_retry_limit = WMI_10_4_PDEV_PARAM_MGMT_RETRY_LIMIT,
  1522. .sensitivity_level = WMI_10_4_PDEV_PARAM_SENSITIVITY_LEVEL,
  1523. .signed_txpower_2g = WMI_10_4_PDEV_PARAM_SIGNED_TXPOWER_2G,
  1524. .signed_txpower_5g = WMI_10_4_PDEV_PARAM_SIGNED_TXPOWER_5G,
  1525. .enable_per_tid_amsdu = WMI_10_4_PDEV_PARAM_ENABLE_PER_TID_AMSDU,
  1526. .enable_per_tid_ampdu = WMI_10_4_PDEV_PARAM_ENABLE_PER_TID_AMPDU,
  1527. .cca_threshold = WMI_10_4_PDEV_PARAM_CCA_THRESHOLD,
  1528. .rts_fixed_rate = WMI_10_4_PDEV_PARAM_RTS_FIXED_RATE,
  1529. .pdev_reset = WMI_10_4_PDEV_PARAM_PDEV_RESET,
  1530. .wapi_mbssid_offset = WMI_10_4_PDEV_PARAM_WAPI_MBSSID_OFFSET,
  1531. .arp_srcaddr = WMI_10_4_PDEV_PARAM_ARP_SRCADDR,
  1532. .arp_dstaddr = WMI_10_4_PDEV_PARAM_ARP_DSTADDR,
  1533. };
  1534. static const struct wmi_peer_flags_map wmi_peer_flags_map = {
  1535. .auth = WMI_PEER_AUTH,
  1536. .qos = WMI_PEER_QOS,
  1537. .need_ptk_4_way = WMI_PEER_NEED_PTK_4_WAY,
  1538. .need_gtk_2_way = WMI_PEER_NEED_GTK_2_WAY,
  1539. .apsd = WMI_PEER_APSD,
  1540. .ht = WMI_PEER_HT,
  1541. .bw40 = WMI_PEER_40MHZ,
  1542. .stbc = WMI_PEER_STBC,
  1543. .ldbc = WMI_PEER_LDPC,
  1544. .dyn_mimops = WMI_PEER_DYN_MIMOPS,
  1545. .static_mimops = WMI_PEER_STATIC_MIMOPS,
  1546. .spatial_mux = WMI_PEER_SPATIAL_MUX,
  1547. .vht = WMI_PEER_VHT,
  1548. .bw80 = WMI_PEER_80MHZ,
  1549. .vht_2g = WMI_PEER_VHT_2G,
  1550. .pmf = WMI_PEER_PMF,
  1551. };
  1552. static const struct wmi_peer_flags_map wmi_10x_peer_flags_map = {
  1553. .auth = WMI_10X_PEER_AUTH,
  1554. .qos = WMI_10X_PEER_QOS,
  1555. .need_ptk_4_way = WMI_10X_PEER_NEED_PTK_4_WAY,
  1556. .need_gtk_2_way = WMI_10X_PEER_NEED_GTK_2_WAY,
  1557. .apsd = WMI_10X_PEER_APSD,
  1558. .ht = WMI_10X_PEER_HT,
  1559. .bw40 = WMI_10X_PEER_40MHZ,
  1560. .stbc = WMI_10X_PEER_STBC,
  1561. .ldbc = WMI_10X_PEER_LDPC,
  1562. .dyn_mimops = WMI_10X_PEER_DYN_MIMOPS,
  1563. .static_mimops = WMI_10X_PEER_STATIC_MIMOPS,
  1564. .spatial_mux = WMI_10X_PEER_SPATIAL_MUX,
  1565. .vht = WMI_10X_PEER_VHT,
  1566. .bw80 = WMI_10X_PEER_80MHZ,
  1567. };
  1568. static const struct wmi_peer_flags_map wmi_10_2_peer_flags_map = {
  1569. .auth = WMI_10_2_PEER_AUTH,
  1570. .qos = WMI_10_2_PEER_QOS,
  1571. .need_ptk_4_way = WMI_10_2_PEER_NEED_PTK_4_WAY,
  1572. .need_gtk_2_way = WMI_10_2_PEER_NEED_GTK_2_WAY,
  1573. .apsd = WMI_10_2_PEER_APSD,
  1574. .ht = WMI_10_2_PEER_HT,
  1575. .bw40 = WMI_10_2_PEER_40MHZ,
  1576. .stbc = WMI_10_2_PEER_STBC,
  1577. .ldbc = WMI_10_2_PEER_LDPC,
  1578. .dyn_mimops = WMI_10_2_PEER_DYN_MIMOPS,
  1579. .static_mimops = WMI_10_2_PEER_STATIC_MIMOPS,
  1580. .spatial_mux = WMI_10_2_PEER_SPATIAL_MUX,
  1581. .vht = WMI_10_2_PEER_VHT,
  1582. .bw80 = WMI_10_2_PEER_80MHZ,
  1583. .vht_2g = WMI_10_2_PEER_VHT_2G,
  1584. .pmf = WMI_10_2_PEER_PMF,
  1585. };
  1586. void ath10k_wmi_put_wmi_channel(struct wmi_channel *ch,
  1587. const struct wmi_channel_arg *arg)
  1588. {
  1589. u32 flags = 0;
  1590. memset(ch, 0, sizeof(*ch));
  1591. if (arg->passive)
  1592. flags |= WMI_CHAN_FLAG_PASSIVE;
  1593. if (arg->allow_ibss)
  1594. flags |= WMI_CHAN_FLAG_ADHOC_ALLOWED;
  1595. if (arg->allow_ht)
  1596. flags |= WMI_CHAN_FLAG_ALLOW_HT;
  1597. if (arg->allow_vht)
  1598. flags |= WMI_CHAN_FLAG_ALLOW_VHT;
  1599. if (arg->ht40plus)
  1600. flags |= WMI_CHAN_FLAG_HT40_PLUS;
  1601. if (arg->chan_radar)
  1602. flags |= WMI_CHAN_FLAG_DFS;
  1603. ch->mhz = __cpu_to_le32(arg->freq);
  1604. ch->band_center_freq1 = __cpu_to_le32(arg->band_center_freq1);
  1605. ch->band_center_freq2 = 0;
  1606. ch->min_power = arg->min_power;
  1607. ch->max_power = arg->max_power;
  1608. ch->reg_power = arg->max_reg_power;
  1609. ch->antenna_max = arg->max_antenna_gain;
  1610. /* mode & flags share storage */
  1611. ch->mode = arg->mode;
  1612. ch->flags |= __cpu_to_le32(flags);
  1613. }
  1614. int ath10k_wmi_wait_for_service_ready(struct ath10k *ar)
  1615. {
  1616. unsigned long time_left;
  1617. time_left = wait_for_completion_timeout(&ar->wmi.service_ready,
  1618. WMI_SERVICE_READY_TIMEOUT_HZ);
  1619. if (!time_left)
  1620. return -ETIMEDOUT;
  1621. return 0;
  1622. }
  1623. int ath10k_wmi_wait_for_unified_ready(struct ath10k *ar)
  1624. {
  1625. unsigned long time_left;
  1626. time_left = wait_for_completion_timeout(&ar->wmi.unified_ready,
  1627. WMI_UNIFIED_READY_TIMEOUT_HZ);
  1628. if (!time_left)
  1629. return -ETIMEDOUT;
  1630. return 0;
  1631. }
  1632. struct sk_buff *ath10k_wmi_alloc_skb(struct ath10k *ar, u32 len)
  1633. {
  1634. struct sk_buff *skb;
  1635. u32 round_len = roundup(len, 4);
  1636. skb = ath10k_htc_alloc_skb(ar, WMI_SKB_HEADROOM + round_len);
  1637. if (!skb)
  1638. return NULL;
  1639. skb_reserve(skb, WMI_SKB_HEADROOM);
  1640. if (!IS_ALIGNED((unsigned long)skb->data, 4))
  1641. ath10k_warn(ar, "Unaligned WMI skb\n");
  1642. skb_put(skb, round_len);
  1643. memset(skb->data, 0, round_len);
  1644. return skb;
  1645. }
  1646. static void ath10k_wmi_htc_tx_complete(struct ath10k *ar, struct sk_buff *skb)
  1647. {
  1648. dev_kfree_skb(skb);
  1649. }
  1650. int ath10k_wmi_cmd_send_nowait(struct ath10k *ar, struct sk_buff *skb,
  1651. u32 cmd_id)
  1652. {
  1653. struct ath10k_skb_cb *skb_cb = ATH10K_SKB_CB(skb);
  1654. struct wmi_cmd_hdr *cmd_hdr;
  1655. int ret;
  1656. u32 cmd = 0;
  1657. if (skb_push(skb, sizeof(struct wmi_cmd_hdr)) == NULL)
  1658. return -ENOMEM;
  1659. cmd |= SM(cmd_id, WMI_CMD_HDR_CMD_ID);
  1660. cmd_hdr = (struct wmi_cmd_hdr *)skb->data;
  1661. cmd_hdr->cmd_id = __cpu_to_le32(cmd);
  1662. memset(skb_cb, 0, sizeof(*skb_cb));
  1663. ret = ath10k_htc_send(&ar->htc, ar->wmi.eid, skb);
  1664. trace_ath10k_wmi_cmd(ar, cmd_id, skb->data, skb->len, ret);
  1665. if (ret)
  1666. goto err_pull;
  1667. return 0;
  1668. err_pull:
  1669. skb_pull(skb, sizeof(struct wmi_cmd_hdr));
  1670. return ret;
  1671. }
  1672. static void ath10k_wmi_tx_beacon_nowait(struct ath10k_vif *arvif)
  1673. {
  1674. struct ath10k *ar = arvif->ar;
  1675. struct ath10k_skb_cb *cb;
  1676. struct sk_buff *bcn;
  1677. bool dtim_zero;
  1678. bool deliver_cab;
  1679. int ret;
  1680. spin_lock_bh(&ar->data_lock);
  1681. bcn = arvif->beacon;
  1682. if (!bcn)
  1683. goto unlock;
  1684. cb = ATH10K_SKB_CB(bcn);
  1685. switch (arvif->beacon_state) {
  1686. case ATH10K_BEACON_SENDING:
  1687. case ATH10K_BEACON_SENT:
  1688. break;
  1689. case ATH10K_BEACON_SCHEDULED:
  1690. arvif->beacon_state = ATH10K_BEACON_SENDING;
  1691. spin_unlock_bh(&ar->data_lock);
  1692. dtim_zero = !!(cb->flags & ATH10K_SKB_F_DTIM_ZERO);
  1693. deliver_cab = !!(cb->flags & ATH10K_SKB_F_DELIVER_CAB);
  1694. ret = ath10k_wmi_beacon_send_ref_nowait(arvif->ar,
  1695. arvif->vdev_id,
  1696. bcn->data, bcn->len,
  1697. cb->paddr,
  1698. dtim_zero,
  1699. deliver_cab);
  1700. spin_lock_bh(&ar->data_lock);
  1701. if (ret == 0)
  1702. arvif->beacon_state = ATH10K_BEACON_SENT;
  1703. else
  1704. arvif->beacon_state = ATH10K_BEACON_SCHEDULED;
  1705. }
  1706. unlock:
  1707. spin_unlock_bh(&ar->data_lock);
  1708. }
  1709. static void ath10k_wmi_tx_beacons_iter(void *data, u8 *mac,
  1710. struct ieee80211_vif *vif)
  1711. {
  1712. struct ath10k_vif *arvif = ath10k_vif_to_arvif(vif);
  1713. ath10k_wmi_tx_beacon_nowait(arvif);
  1714. }
  1715. static void ath10k_wmi_tx_beacons_nowait(struct ath10k *ar)
  1716. {
  1717. ieee80211_iterate_active_interfaces_atomic(ar->hw,
  1718. IEEE80211_IFACE_ITER_NORMAL,
  1719. ath10k_wmi_tx_beacons_iter,
  1720. NULL);
  1721. }
  1722. static void ath10k_wmi_op_ep_tx_credits(struct ath10k *ar)
  1723. {
  1724. /* try to send pending beacons first. they take priority */
  1725. ath10k_wmi_tx_beacons_nowait(ar);
  1726. wake_up(&ar->wmi.tx_credits_wq);
  1727. }
  1728. int ath10k_wmi_cmd_send(struct ath10k *ar, struct sk_buff *skb, u32 cmd_id)
  1729. {
  1730. int ret = -EOPNOTSUPP;
  1731. might_sleep();
  1732. if (cmd_id == WMI_CMD_UNSUPPORTED) {
  1733. ath10k_warn(ar, "wmi command %d is not supported by firmware\n",
  1734. cmd_id);
  1735. return ret;
  1736. }
  1737. wait_event_timeout(ar->wmi.tx_credits_wq, ({
  1738. /* try to send pending beacons first. they take priority */
  1739. ath10k_wmi_tx_beacons_nowait(ar);
  1740. ret = ath10k_wmi_cmd_send_nowait(ar, skb, cmd_id);
  1741. if (ret && test_bit(ATH10K_FLAG_CRASH_FLUSH, &ar->dev_flags))
  1742. ret = -ESHUTDOWN;
  1743. (ret != -EAGAIN);
  1744. }), 3*HZ);
  1745. if (ret)
  1746. dev_kfree_skb_any(skb);
  1747. return ret;
  1748. }
  1749. static struct sk_buff *
  1750. ath10k_wmi_op_gen_mgmt_tx(struct ath10k *ar, struct sk_buff *msdu)
  1751. {
  1752. struct ath10k_skb_cb *cb = ATH10K_SKB_CB(msdu);
  1753. struct ath10k_vif *arvif = (void *)cb->vif->drv_priv;
  1754. struct wmi_mgmt_tx_cmd *cmd;
  1755. struct ieee80211_hdr *hdr;
  1756. struct sk_buff *skb;
  1757. int len;
  1758. u32 vdev_id;
  1759. u32 buf_len = msdu->len;
  1760. u16 fc;
  1761. hdr = (struct ieee80211_hdr *)msdu->data;
  1762. fc = le16_to_cpu(hdr->frame_control);
  1763. if (cb->vif)
  1764. vdev_id = arvif->vdev_id;
  1765. else
  1766. vdev_id = 0;
  1767. if (WARN_ON_ONCE(!ieee80211_is_mgmt(hdr->frame_control)))
  1768. return ERR_PTR(-EINVAL);
  1769. len = sizeof(cmd->hdr) + msdu->len;
  1770. if ((ieee80211_is_action(hdr->frame_control) ||
  1771. ieee80211_is_deauth(hdr->frame_control) ||
  1772. ieee80211_is_disassoc(hdr->frame_control)) &&
  1773. ieee80211_has_protected(hdr->frame_control)) {
  1774. len += IEEE80211_CCMP_MIC_LEN;
  1775. buf_len += IEEE80211_CCMP_MIC_LEN;
  1776. }
  1777. len = round_up(len, 4);
  1778. skb = ath10k_wmi_alloc_skb(ar, len);
  1779. if (!skb)
  1780. return ERR_PTR(-ENOMEM);
  1781. cmd = (struct wmi_mgmt_tx_cmd *)skb->data;
  1782. cmd->hdr.vdev_id = __cpu_to_le32(vdev_id);
  1783. cmd->hdr.tx_rate = 0;
  1784. cmd->hdr.tx_power = 0;
  1785. cmd->hdr.buf_len = __cpu_to_le32(buf_len);
  1786. ether_addr_copy(cmd->hdr.peer_macaddr.addr, ieee80211_get_DA(hdr));
  1787. memcpy(cmd->buf, msdu->data, msdu->len);
  1788. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi mgmt tx skb %p len %d ftype %02x stype %02x\n",
  1789. msdu, skb->len, fc & IEEE80211_FCTL_FTYPE,
  1790. fc & IEEE80211_FCTL_STYPE);
  1791. trace_ath10k_tx_hdr(ar, skb->data, skb->len);
  1792. trace_ath10k_tx_payload(ar, skb->data, skb->len);
  1793. return skb;
  1794. }
  1795. static void ath10k_wmi_event_scan_started(struct ath10k *ar)
  1796. {
  1797. lockdep_assert_held(&ar->data_lock);
  1798. switch (ar->scan.state) {
  1799. case ATH10K_SCAN_IDLE:
  1800. case ATH10K_SCAN_RUNNING:
  1801. case ATH10K_SCAN_ABORTING:
  1802. ath10k_warn(ar, "received scan started event in an invalid scan state: %s (%d)\n",
  1803. ath10k_scan_state_str(ar->scan.state),
  1804. ar->scan.state);
  1805. break;
  1806. case ATH10K_SCAN_STARTING:
  1807. ar->scan.state = ATH10K_SCAN_RUNNING;
  1808. if (ar->scan.is_roc)
  1809. ieee80211_ready_on_channel(ar->hw);
  1810. complete(&ar->scan.started);
  1811. break;
  1812. }
  1813. }
  1814. static void ath10k_wmi_event_scan_start_failed(struct ath10k *ar)
  1815. {
  1816. lockdep_assert_held(&ar->data_lock);
  1817. switch (ar->scan.state) {
  1818. case ATH10K_SCAN_IDLE:
  1819. case ATH10K_SCAN_RUNNING:
  1820. case ATH10K_SCAN_ABORTING:
  1821. ath10k_warn(ar, "received scan start failed event in an invalid scan state: %s (%d)\n",
  1822. ath10k_scan_state_str(ar->scan.state),
  1823. ar->scan.state);
  1824. break;
  1825. case ATH10K_SCAN_STARTING:
  1826. complete(&ar->scan.started);
  1827. __ath10k_scan_finish(ar);
  1828. break;
  1829. }
  1830. }
  1831. static void ath10k_wmi_event_scan_completed(struct ath10k *ar)
  1832. {
  1833. lockdep_assert_held(&ar->data_lock);
  1834. switch (ar->scan.state) {
  1835. case ATH10K_SCAN_IDLE:
  1836. case ATH10K_SCAN_STARTING:
  1837. /* One suspected reason scan can be completed while starting is
  1838. * if firmware fails to deliver all scan events to the host,
  1839. * e.g. when transport pipe is full. This has been observed
  1840. * with spectral scan phyerr events starving wmi transport
  1841. * pipe. In such case the "scan completed" event should be (and
  1842. * is) ignored by the host as it may be just firmware's scan
  1843. * state machine recovering.
  1844. */
  1845. ath10k_warn(ar, "received scan completed event in an invalid scan state: %s (%d)\n",
  1846. ath10k_scan_state_str(ar->scan.state),
  1847. ar->scan.state);
  1848. break;
  1849. case ATH10K_SCAN_RUNNING:
  1850. case ATH10K_SCAN_ABORTING:
  1851. __ath10k_scan_finish(ar);
  1852. break;
  1853. }
  1854. }
  1855. static void ath10k_wmi_event_scan_bss_chan(struct ath10k *ar)
  1856. {
  1857. lockdep_assert_held(&ar->data_lock);
  1858. switch (ar->scan.state) {
  1859. case ATH10K_SCAN_IDLE:
  1860. case ATH10K_SCAN_STARTING:
  1861. ath10k_warn(ar, "received scan bss chan event in an invalid scan state: %s (%d)\n",
  1862. ath10k_scan_state_str(ar->scan.state),
  1863. ar->scan.state);
  1864. break;
  1865. case ATH10K_SCAN_RUNNING:
  1866. case ATH10K_SCAN_ABORTING:
  1867. ar->scan_channel = NULL;
  1868. break;
  1869. }
  1870. }
  1871. static void ath10k_wmi_event_scan_foreign_chan(struct ath10k *ar, u32 freq)
  1872. {
  1873. lockdep_assert_held(&ar->data_lock);
  1874. switch (ar->scan.state) {
  1875. case ATH10K_SCAN_IDLE:
  1876. case ATH10K_SCAN_STARTING:
  1877. ath10k_warn(ar, "received scan foreign chan event in an invalid scan state: %s (%d)\n",
  1878. ath10k_scan_state_str(ar->scan.state),
  1879. ar->scan.state);
  1880. break;
  1881. case ATH10K_SCAN_RUNNING:
  1882. case ATH10K_SCAN_ABORTING:
  1883. ar->scan_channel = ieee80211_get_channel(ar->hw->wiphy, freq);
  1884. if (ar->scan.is_roc && ar->scan.roc_freq == freq)
  1885. complete(&ar->scan.on_channel);
  1886. break;
  1887. }
  1888. }
  1889. static const char *
  1890. ath10k_wmi_event_scan_type_str(enum wmi_scan_event_type type,
  1891. enum wmi_scan_completion_reason reason)
  1892. {
  1893. switch (type) {
  1894. case WMI_SCAN_EVENT_STARTED:
  1895. return "started";
  1896. case WMI_SCAN_EVENT_COMPLETED:
  1897. switch (reason) {
  1898. case WMI_SCAN_REASON_COMPLETED:
  1899. return "completed";
  1900. case WMI_SCAN_REASON_CANCELLED:
  1901. return "completed [cancelled]";
  1902. case WMI_SCAN_REASON_PREEMPTED:
  1903. return "completed [preempted]";
  1904. case WMI_SCAN_REASON_TIMEDOUT:
  1905. return "completed [timedout]";
  1906. case WMI_SCAN_REASON_INTERNAL_FAILURE:
  1907. return "completed [internal err]";
  1908. case WMI_SCAN_REASON_MAX:
  1909. break;
  1910. }
  1911. return "completed [unknown]";
  1912. case WMI_SCAN_EVENT_BSS_CHANNEL:
  1913. return "bss channel";
  1914. case WMI_SCAN_EVENT_FOREIGN_CHANNEL:
  1915. return "foreign channel";
  1916. case WMI_SCAN_EVENT_DEQUEUED:
  1917. return "dequeued";
  1918. case WMI_SCAN_EVENT_PREEMPTED:
  1919. return "preempted";
  1920. case WMI_SCAN_EVENT_START_FAILED:
  1921. return "start failed";
  1922. case WMI_SCAN_EVENT_RESTARTED:
  1923. return "restarted";
  1924. case WMI_SCAN_EVENT_FOREIGN_CHANNEL_EXIT:
  1925. return "foreign channel exit";
  1926. default:
  1927. return "unknown";
  1928. }
  1929. }
  1930. static int ath10k_wmi_op_pull_scan_ev(struct ath10k *ar, struct sk_buff *skb,
  1931. struct wmi_scan_ev_arg *arg)
  1932. {
  1933. struct wmi_scan_event *ev = (void *)skb->data;
  1934. if (skb->len < sizeof(*ev))
  1935. return -EPROTO;
  1936. skb_pull(skb, sizeof(*ev));
  1937. arg->event_type = ev->event_type;
  1938. arg->reason = ev->reason;
  1939. arg->channel_freq = ev->channel_freq;
  1940. arg->scan_req_id = ev->scan_req_id;
  1941. arg->scan_id = ev->scan_id;
  1942. arg->vdev_id = ev->vdev_id;
  1943. return 0;
  1944. }
  1945. int ath10k_wmi_event_scan(struct ath10k *ar, struct sk_buff *skb)
  1946. {
  1947. struct wmi_scan_ev_arg arg = {};
  1948. enum wmi_scan_event_type event_type;
  1949. enum wmi_scan_completion_reason reason;
  1950. u32 freq;
  1951. u32 req_id;
  1952. u32 scan_id;
  1953. u32 vdev_id;
  1954. int ret;
  1955. ret = ath10k_wmi_pull_scan(ar, skb, &arg);
  1956. if (ret) {
  1957. ath10k_warn(ar, "failed to parse scan event: %d\n", ret);
  1958. return ret;
  1959. }
  1960. event_type = __le32_to_cpu(arg.event_type);
  1961. reason = __le32_to_cpu(arg.reason);
  1962. freq = __le32_to_cpu(arg.channel_freq);
  1963. req_id = __le32_to_cpu(arg.scan_req_id);
  1964. scan_id = __le32_to_cpu(arg.scan_id);
  1965. vdev_id = __le32_to_cpu(arg.vdev_id);
  1966. spin_lock_bh(&ar->data_lock);
  1967. ath10k_dbg(ar, ATH10K_DBG_WMI,
  1968. "scan event %s type %d reason %d freq %d req_id %d scan_id %d vdev_id %d state %s (%d)\n",
  1969. ath10k_wmi_event_scan_type_str(event_type, reason),
  1970. event_type, reason, freq, req_id, scan_id, vdev_id,
  1971. ath10k_scan_state_str(ar->scan.state), ar->scan.state);
  1972. switch (event_type) {
  1973. case WMI_SCAN_EVENT_STARTED:
  1974. ath10k_wmi_event_scan_started(ar);
  1975. break;
  1976. case WMI_SCAN_EVENT_COMPLETED:
  1977. ath10k_wmi_event_scan_completed(ar);
  1978. break;
  1979. case WMI_SCAN_EVENT_BSS_CHANNEL:
  1980. ath10k_wmi_event_scan_bss_chan(ar);
  1981. break;
  1982. case WMI_SCAN_EVENT_FOREIGN_CHANNEL:
  1983. ath10k_wmi_event_scan_foreign_chan(ar, freq);
  1984. break;
  1985. case WMI_SCAN_EVENT_START_FAILED:
  1986. ath10k_warn(ar, "received scan start failure event\n");
  1987. ath10k_wmi_event_scan_start_failed(ar);
  1988. break;
  1989. case WMI_SCAN_EVENT_DEQUEUED:
  1990. case WMI_SCAN_EVENT_PREEMPTED:
  1991. case WMI_SCAN_EVENT_RESTARTED:
  1992. case WMI_SCAN_EVENT_FOREIGN_CHANNEL_EXIT:
  1993. default:
  1994. break;
  1995. }
  1996. spin_unlock_bh(&ar->data_lock);
  1997. return 0;
  1998. }
  1999. /* If keys are configured, HW decrypts all frames
  2000. * with protected bit set. Mark such frames as decrypted.
  2001. */
  2002. static void ath10k_wmi_handle_wep_reauth(struct ath10k *ar,
  2003. struct sk_buff *skb,
  2004. struct ieee80211_rx_status *status)
  2005. {
  2006. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
  2007. unsigned int hdrlen;
  2008. bool peer_key;
  2009. u8 *addr, keyidx;
  2010. if (!ieee80211_is_auth(hdr->frame_control) ||
  2011. !ieee80211_has_protected(hdr->frame_control))
  2012. return;
  2013. hdrlen = ieee80211_hdrlen(hdr->frame_control);
  2014. if (skb->len < (hdrlen + IEEE80211_WEP_IV_LEN))
  2015. return;
  2016. keyidx = skb->data[hdrlen + (IEEE80211_WEP_IV_LEN - 1)] >> WEP_KEYID_SHIFT;
  2017. addr = ieee80211_get_SA(hdr);
  2018. spin_lock_bh(&ar->data_lock);
  2019. peer_key = ath10k_mac_is_peer_wep_key_set(ar, addr, keyidx);
  2020. spin_unlock_bh(&ar->data_lock);
  2021. if (peer_key) {
  2022. ath10k_dbg(ar, ATH10K_DBG_MAC,
  2023. "mac wep key present for peer %pM\n", addr);
  2024. status->flag |= RX_FLAG_DECRYPTED;
  2025. }
  2026. }
  2027. static int ath10k_wmi_op_pull_mgmt_rx_ev(struct ath10k *ar, struct sk_buff *skb,
  2028. struct wmi_mgmt_rx_ev_arg *arg)
  2029. {
  2030. struct wmi_mgmt_rx_event_v1 *ev_v1;
  2031. struct wmi_mgmt_rx_event_v2 *ev_v2;
  2032. struct wmi_mgmt_rx_hdr_v1 *ev_hdr;
  2033. struct wmi_mgmt_rx_ext_info *ext_info;
  2034. size_t pull_len;
  2035. u32 msdu_len;
  2036. u32 len;
  2037. if (test_bit(ATH10K_FW_FEATURE_EXT_WMI_MGMT_RX, ar->fw_features)) {
  2038. ev_v2 = (struct wmi_mgmt_rx_event_v2 *)skb->data;
  2039. ev_hdr = &ev_v2->hdr.v1;
  2040. pull_len = sizeof(*ev_v2);
  2041. } else {
  2042. ev_v1 = (struct wmi_mgmt_rx_event_v1 *)skb->data;
  2043. ev_hdr = &ev_v1->hdr;
  2044. pull_len = sizeof(*ev_v1);
  2045. }
  2046. if (skb->len < pull_len)
  2047. return -EPROTO;
  2048. skb_pull(skb, pull_len);
  2049. arg->channel = ev_hdr->channel;
  2050. arg->buf_len = ev_hdr->buf_len;
  2051. arg->status = ev_hdr->status;
  2052. arg->snr = ev_hdr->snr;
  2053. arg->phy_mode = ev_hdr->phy_mode;
  2054. arg->rate = ev_hdr->rate;
  2055. msdu_len = __le32_to_cpu(arg->buf_len);
  2056. if (skb->len < msdu_len)
  2057. return -EPROTO;
  2058. if (le32_to_cpu(arg->status) & WMI_RX_STATUS_EXT_INFO) {
  2059. len = ALIGN(le32_to_cpu(arg->buf_len), 4);
  2060. ext_info = (struct wmi_mgmt_rx_ext_info *)(skb->data + len);
  2061. memcpy(&arg->ext_info, ext_info,
  2062. sizeof(struct wmi_mgmt_rx_ext_info));
  2063. }
  2064. /* the WMI buffer might've ended up being padded to 4 bytes due to HTC
  2065. * trailer with credit update. Trim the excess garbage.
  2066. */
  2067. skb_trim(skb, msdu_len);
  2068. return 0;
  2069. }
  2070. static int ath10k_wmi_10_4_op_pull_mgmt_rx_ev(struct ath10k *ar,
  2071. struct sk_buff *skb,
  2072. struct wmi_mgmt_rx_ev_arg *arg)
  2073. {
  2074. struct wmi_10_4_mgmt_rx_event *ev;
  2075. struct wmi_10_4_mgmt_rx_hdr *ev_hdr;
  2076. size_t pull_len;
  2077. u32 msdu_len;
  2078. struct wmi_mgmt_rx_ext_info *ext_info;
  2079. u32 len;
  2080. ev = (struct wmi_10_4_mgmt_rx_event *)skb->data;
  2081. ev_hdr = &ev->hdr;
  2082. pull_len = sizeof(*ev);
  2083. if (skb->len < pull_len)
  2084. return -EPROTO;
  2085. skb_pull(skb, pull_len);
  2086. arg->channel = ev_hdr->channel;
  2087. arg->buf_len = ev_hdr->buf_len;
  2088. arg->status = ev_hdr->status;
  2089. arg->snr = ev_hdr->snr;
  2090. arg->phy_mode = ev_hdr->phy_mode;
  2091. arg->rate = ev_hdr->rate;
  2092. msdu_len = __le32_to_cpu(arg->buf_len);
  2093. if (skb->len < msdu_len)
  2094. return -EPROTO;
  2095. if (le32_to_cpu(arg->status) & WMI_RX_STATUS_EXT_INFO) {
  2096. len = ALIGN(le32_to_cpu(arg->buf_len), 4);
  2097. ext_info = (struct wmi_mgmt_rx_ext_info *)(skb->data + len);
  2098. memcpy(&arg->ext_info, ext_info,
  2099. sizeof(struct wmi_mgmt_rx_ext_info));
  2100. }
  2101. /* Make sure bytes added for padding are removed. */
  2102. skb_trim(skb, msdu_len);
  2103. return 0;
  2104. }
  2105. int ath10k_wmi_event_mgmt_rx(struct ath10k *ar, struct sk_buff *skb)
  2106. {
  2107. struct wmi_mgmt_rx_ev_arg arg = {};
  2108. struct ieee80211_rx_status *status = IEEE80211_SKB_RXCB(skb);
  2109. struct ieee80211_hdr *hdr;
  2110. struct ieee80211_supported_band *sband;
  2111. u32 rx_status;
  2112. u32 channel;
  2113. u32 phy_mode;
  2114. u32 snr;
  2115. u32 rate;
  2116. u32 buf_len;
  2117. u16 fc;
  2118. int ret;
  2119. ret = ath10k_wmi_pull_mgmt_rx(ar, skb, &arg);
  2120. if (ret) {
  2121. ath10k_warn(ar, "failed to parse mgmt rx event: %d\n", ret);
  2122. dev_kfree_skb(skb);
  2123. return ret;
  2124. }
  2125. channel = __le32_to_cpu(arg.channel);
  2126. buf_len = __le32_to_cpu(arg.buf_len);
  2127. rx_status = __le32_to_cpu(arg.status);
  2128. snr = __le32_to_cpu(arg.snr);
  2129. phy_mode = __le32_to_cpu(arg.phy_mode);
  2130. rate = __le32_to_cpu(arg.rate);
  2131. memset(status, 0, sizeof(*status));
  2132. ath10k_dbg(ar, ATH10K_DBG_MGMT,
  2133. "event mgmt rx status %08x\n", rx_status);
  2134. if ((test_bit(ATH10K_CAC_RUNNING, &ar->dev_flags)) ||
  2135. (rx_status & (WMI_RX_STATUS_ERR_DECRYPT |
  2136. WMI_RX_STATUS_ERR_KEY_CACHE_MISS | WMI_RX_STATUS_ERR_CRC))) {
  2137. dev_kfree_skb(skb);
  2138. return 0;
  2139. }
  2140. if (rx_status & WMI_RX_STATUS_ERR_MIC)
  2141. status->flag |= RX_FLAG_MMIC_ERROR;
  2142. if (rx_status & WMI_RX_STATUS_EXT_INFO) {
  2143. status->mactime =
  2144. __le64_to_cpu(arg.ext_info.rx_mac_timestamp);
  2145. status->flag |= RX_FLAG_MACTIME_END;
  2146. }
  2147. /* Hardware can Rx CCK rates on 5GHz. In that case phy_mode is set to
  2148. * MODE_11B. This means phy_mode is not a reliable source for the band
  2149. * of mgmt rx.
  2150. */
  2151. if (channel >= 1 && channel <= 14) {
  2152. status->band = IEEE80211_BAND_2GHZ;
  2153. } else if (channel >= 36 && channel <= 165) {
  2154. status->band = IEEE80211_BAND_5GHZ;
  2155. } else {
  2156. /* Shouldn't happen unless list of advertised channels to
  2157. * mac80211 has been changed.
  2158. */
  2159. WARN_ON_ONCE(1);
  2160. dev_kfree_skb(skb);
  2161. return 0;
  2162. }
  2163. if (phy_mode == MODE_11B && status->band == IEEE80211_BAND_5GHZ)
  2164. ath10k_dbg(ar, ATH10K_DBG_MGMT, "wmi mgmt rx 11b (CCK) on 5GHz\n");
  2165. sband = &ar->mac.sbands[status->band];
  2166. status->freq = ieee80211_channel_to_frequency(channel, status->band);
  2167. status->signal = snr + ATH10K_DEFAULT_NOISE_FLOOR;
  2168. status->rate_idx = ath10k_mac_bitrate_to_idx(sband, rate / 100);
  2169. hdr = (struct ieee80211_hdr *)skb->data;
  2170. fc = le16_to_cpu(hdr->frame_control);
  2171. /* Firmware is guaranteed to report all essential management frames via
  2172. * WMI while it can deliver some extra via HTT. Since there can be
  2173. * duplicates split the reporting wrt monitor/sniffing.
  2174. */
  2175. status->flag |= RX_FLAG_SKIP_MONITOR;
  2176. ath10k_wmi_handle_wep_reauth(ar, skb, status);
  2177. /* FW delivers WEP Shared Auth frame with Protected Bit set and
  2178. * encrypted payload. However in case of PMF it delivers decrypted
  2179. * frames with Protected Bit set. */
  2180. if (ieee80211_has_protected(hdr->frame_control) &&
  2181. !ieee80211_is_auth(hdr->frame_control)) {
  2182. status->flag |= RX_FLAG_DECRYPTED;
  2183. if (!ieee80211_is_action(hdr->frame_control) &&
  2184. !ieee80211_is_deauth(hdr->frame_control) &&
  2185. !ieee80211_is_disassoc(hdr->frame_control)) {
  2186. status->flag |= RX_FLAG_IV_STRIPPED |
  2187. RX_FLAG_MMIC_STRIPPED;
  2188. hdr->frame_control = __cpu_to_le16(fc &
  2189. ~IEEE80211_FCTL_PROTECTED);
  2190. }
  2191. }
  2192. if (ieee80211_is_beacon(hdr->frame_control))
  2193. ath10k_mac_handle_beacon(ar, skb);
  2194. ath10k_dbg(ar, ATH10K_DBG_MGMT,
  2195. "event mgmt rx skb %p len %d ftype %02x stype %02x\n",
  2196. skb, skb->len,
  2197. fc & IEEE80211_FCTL_FTYPE, fc & IEEE80211_FCTL_STYPE);
  2198. ath10k_dbg(ar, ATH10K_DBG_MGMT,
  2199. "event mgmt rx freq %d band %d snr %d, rate_idx %d\n",
  2200. status->freq, status->band, status->signal,
  2201. status->rate_idx);
  2202. ieee80211_rx(ar->hw, skb);
  2203. return 0;
  2204. }
  2205. static int freq_to_idx(struct ath10k *ar, int freq)
  2206. {
  2207. struct ieee80211_supported_band *sband;
  2208. int band, ch, idx = 0;
  2209. for (band = IEEE80211_BAND_2GHZ; band < IEEE80211_NUM_BANDS; band++) {
  2210. sband = ar->hw->wiphy->bands[band];
  2211. if (!sband)
  2212. continue;
  2213. for (ch = 0; ch < sband->n_channels; ch++, idx++)
  2214. if (sband->channels[ch].center_freq == freq)
  2215. goto exit;
  2216. }
  2217. exit:
  2218. return idx;
  2219. }
  2220. static int ath10k_wmi_op_pull_ch_info_ev(struct ath10k *ar, struct sk_buff *skb,
  2221. struct wmi_ch_info_ev_arg *arg)
  2222. {
  2223. struct wmi_chan_info_event *ev = (void *)skb->data;
  2224. if (skb->len < sizeof(*ev))
  2225. return -EPROTO;
  2226. skb_pull(skb, sizeof(*ev));
  2227. arg->err_code = ev->err_code;
  2228. arg->freq = ev->freq;
  2229. arg->cmd_flags = ev->cmd_flags;
  2230. arg->noise_floor = ev->noise_floor;
  2231. arg->rx_clear_count = ev->rx_clear_count;
  2232. arg->cycle_count = ev->cycle_count;
  2233. return 0;
  2234. }
  2235. static int ath10k_wmi_10_4_op_pull_ch_info_ev(struct ath10k *ar,
  2236. struct sk_buff *skb,
  2237. struct wmi_ch_info_ev_arg *arg)
  2238. {
  2239. struct wmi_10_4_chan_info_event *ev = (void *)skb->data;
  2240. if (skb->len < sizeof(*ev))
  2241. return -EPROTO;
  2242. skb_pull(skb, sizeof(*ev));
  2243. arg->err_code = ev->err_code;
  2244. arg->freq = ev->freq;
  2245. arg->cmd_flags = ev->cmd_flags;
  2246. arg->noise_floor = ev->noise_floor;
  2247. arg->rx_clear_count = ev->rx_clear_count;
  2248. arg->cycle_count = ev->cycle_count;
  2249. arg->chan_tx_pwr_range = ev->chan_tx_pwr_range;
  2250. arg->chan_tx_pwr_tp = ev->chan_tx_pwr_tp;
  2251. arg->rx_frame_count = ev->rx_frame_count;
  2252. return 0;
  2253. }
  2254. void ath10k_wmi_event_chan_info(struct ath10k *ar, struct sk_buff *skb)
  2255. {
  2256. struct wmi_ch_info_ev_arg arg = {};
  2257. struct survey_info *survey;
  2258. u32 err_code, freq, cmd_flags, noise_floor, rx_clear_count, cycle_count;
  2259. int idx, ret;
  2260. ret = ath10k_wmi_pull_ch_info(ar, skb, &arg);
  2261. if (ret) {
  2262. ath10k_warn(ar, "failed to parse chan info event: %d\n", ret);
  2263. return;
  2264. }
  2265. err_code = __le32_to_cpu(arg.err_code);
  2266. freq = __le32_to_cpu(arg.freq);
  2267. cmd_flags = __le32_to_cpu(arg.cmd_flags);
  2268. noise_floor = __le32_to_cpu(arg.noise_floor);
  2269. rx_clear_count = __le32_to_cpu(arg.rx_clear_count);
  2270. cycle_count = __le32_to_cpu(arg.cycle_count);
  2271. ath10k_dbg(ar, ATH10K_DBG_WMI,
  2272. "chan info err_code %d freq %d cmd_flags %d noise_floor %d rx_clear_count %d cycle_count %d\n",
  2273. err_code, freq, cmd_flags, noise_floor, rx_clear_count,
  2274. cycle_count);
  2275. spin_lock_bh(&ar->data_lock);
  2276. switch (ar->scan.state) {
  2277. case ATH10K_SCAN_IDLE:
  2278. case ATH10K_SCAN_STARTING:
  2279. ath10k_warn(ar, "received chan info event without a scan request, ignoring\n");
  2280. goto exit;
  2281. case ATH10K_SCAN_RUNNING:
  2282. case ATH10K_SCAN_ABORTING:
  2283. break;
  2284. }
  2285. idx = freq_to_idx(ar, freq);
  2286. if (idx >= ARRAY_SIZE(ar->survey)) {
  2287. ath10k_warn(ar, "chan info: invalid frequency %d (idx %d out of bounds)\n",
  2288. freq, idx);
  2289. goto exit;
  2290. }
  2291. if (cmd_flags & WMI_CHAN_INFO_FLAG_COMPLETE) {
  2292. if (ar->ch_info_can_report_survey) {
  2293. survey = &ar->survey[idx];
  2294. survey->noise = noise_floor;
  2295. survey->filled = SURVEY_INFO_NOISE_DBM;
  2296. ath10k_hw_fill_survey_time(ar,
  2297. survey,
  2298. cycle_count,
  2299. rx_clear_count,
  2300. ar->survey_last_cycle_count,
  2301. ar->survey_last_rx_clear_count);
  2302. }
  2303. ar->ch_info_can_report_survey = false;
  2304. } else {
  2305. ar->ch_info_can_report_survey = true;
  2306. }
  2307. if (!(cmd_flags & WMI_CHAN_INFO_FLAG_PRE_COMPLETE)) {
  2308. ar->survey_last_rx_clear_count = rx_clear_count;
  2309. ar->survey_last_cycle_count = cycle_count;
  2310. }
  2311. exit:
  2312. spin_unlock_bh(&ar->data_lock);
  2313. }
  2314. void ath10k_wmi_event_echo(struct ath10k *ar, struct sk_buff *skb)
  2315. {
  2316. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_ECHO_EVENTID\n");
  2317. }
  2318. int ath10k_wmi_event_debug_mesg(struct ath10k *ar, struct sk_buff *skb)
  2319. {
  2320. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi event debug mesg len %d\n",
  2321. skb->len);
  2322. trace_ath10k_wmi_dbglog(ar, skb->data, skb->len);
  2323. return 0;
  2324. }
  2325. void ath10k_wmi_pull_pdev_stats_base(const struct wmi_pdev_stats_base *src,
  2326. struct ath10k_fw_stats_pdev *dst)
  2327. {
  2328. dst->ch_noise_floor = __le32_to_cpu(src->chan_nf);
  2329. dst->tx_frame_count = __le32_to_cpu(src->tx_frame_count);
  2330. dst->rx_frame_count = __le32_to_cpu(src->rx_frame_count);
  2331. dst->rx_clear_count = __le32_to_cpu(src->rx_clear_count);
  2332. dst->cycle_count = __le32_to_cpu(src->cycle_count);
  2333. dst->phy_err_count = __le32_to_cpu(src->phy_err_count);
  2334. dst->chan_tx_power = __le32_to_cpu(src->chan_tx_pwr);
  2335. }
  2336. void ath10k_wmi_pull_pdev_stats_tx(const struct wmi_pdev_stats_tx *src,
  2337. struct ath10k_fw_stats_pdev *dst)
  2338. {
  2339. dst->comp_queued = __le32_to_cpu(src->comp_queued);
  2340. dst->comp_delivered = __le32_to_cpu(src->comp_delivered);
  2341. dst->msdu_enqued = __le32_to_cpu(src->msdu_enqued);
  2342. dst->mpdu_enqued = __le32_to_cpu(src->mpdu_enqued);
  2343. dst->wmm_drop = __le32_to_cpu(src->wmm_drop);
  2344. dst->local_enqued = __le32_to_cpu(src->local_enqued);
  2345. dst->local_freed = __le32_to_cpu(src->local_freed);
  2346. dst->hw_queued = __le32_to_cpu(src->hw_queued);
  2347. dst->hw_reaped = __le32_to_cpu(src->hw_reaped);
  2348. dst->underrun = __le32_to_cpu(src->underrun);
  2349. dst->tx_abort = __le32_to_cpu(src->tx_abort);
  2350. dst->mpdus_requed = __le32_to_cpu(src->mpdus_requed);
  2351. dst->tx_ko = __le32_to_cpu(src->tx_ko);
  2352. dst->data_rc = __le32_to_cpu(src->data_rc);
  2353. dst->self_triggers = __le32_to_cpu(src->self_triggers);
  2354. dst->sw_retry_failure = __le32_to_cpu(src->sw_retry_failure);
  2355. dst->illgl_rate_phy_err = __le32_to_cpu(src->illgl_rate_phy_err);
  2356. dst->pdev_cont_xretry = __le32_to_cpu(src->pdev_cont_xretry);
  2357. dst->pdev_tx_timeout = __le32_to_cpu(src->pdev_tx_timeout);
  2358. dst->pdev_resets = __le32_to_cpu(src->pdev_resets);
  2359. dst->phy_underrun = __le32_to_cpu(src->phy_underrun);
  2360. dst->txop_ovf = __le32_to_cpu(src->txop_ovf);
  2361. }
  2362. static void
  2363. ath10k_wmi_10_4_pull_pdev_stats_tx(const struct wmi_10_4_pdev_stats_tx *src,
  2364. struct ath10k_fw_stats_pdev *dst)
  2365. {
  2366. dst->comp_queued = __le32_to_cpu(src->comp_queued);
  2367. dst->comp_delivered = __le32_to_cpu(src->comp_delivered);
  2368. dst->msdu_enqued = __le32_to_cpu(src->msdu_enqued);
  2369. dst->mpdu_enqued = __le32_to_cpu(src->mpdu_enqued);
  2370. dst->wmm_drop = __le32_to_cpu(src->wmm_drop);
  2371. dst->local_enqued = __le32_to_cpu(src->local_enqued);
  2372. dst->local_freed = __le32_to_cpu(src->local_freed);
  2373. dst->hw_queued = __le32_to_cpu(src->hw_queued);
  2374. dst->hw_reaped = __le32_to_cpu(src->hw_reaped);
  2375. dst->underrun = __le32_to_cpu(src->underrun);
  2376. dst->tx_abort = __le32_to_cpu(src->tx_abort);
  2377. dst->mpdus_requed = __le32_to_cpu(src->mpdus_requed);
  2378. dst->tx_ko = __le32_to_cpu(src->tx_ko);
  2379. dst->data_rc = __le32_to_cpu(src->data_rc);
  2380. dst->self_triggers = __le32_to_cpu(src->self_triggers);
  2381. dst->sw_retry_failure = __le32_to_cpu(src->sw_retry_failure);
  2382. dst->illgl_rate_phy_err = __le32_to_cpu(src->illgl_rate_phy_err);
  2383. dst->pdev_cont_xretry = __le32_to_cpu(src->pdev_cont_xretry);
  2384. dst->pdev_tx_timeout = __le32_to_cpu(src->pdev_tx_timeout);
  2385. dst->pdev_resets = __le32_to_cpu(src->pdev_resets);
  2386. dst->phy_underrun = __le32_to_cpu(src->phy_underrun);
  2387. dst->txop_ovf = __le32_to_cpu(src->txop_ovf);
  2388. dst->hw_paused = __le32_to_cpu(src->hw_paused);
  2389. dst->seq_posted = __le32_to_cpu(src->seq_posted);
  2390. dst->seq_failed_queueing =
  2391. __le32_to_cpu(src->seq_failed_queueing);
  2392. dst->seq_completed = __le32_to_cpu(src->seq_completed);
  2393. dst->seq_restarted = __le32_to_cpu(src->seq_restarted);
  2394. dst->mu_seq_posted = __le32_to_cpu(src->mu_seq_posted);
  2395. dst->mpdus_sw_flush = __le32_to_cpu(src->mpdus_sw_flush);
  2396. dst->mpdus_hw_filter = __le32_to_cpu(src->mpdus_hw_filter);
  2397. dst->mpdus_truncated = __le32_to_cpu(src->mpdus_truncated);
  2398. dst->mpdus_ack_failed = __le32_to_cpu(src->mpdus_ack_failed);
  2399. dst->mpdus_hw_filter = __le32_to_cpu(src->mpdus_hw_filter);
  2400. dst->mpdus_expired = __le32_to_cpu(src->mpdus_expired);
  2401. }
  2402. void ath10k_wmi_pull_pdev_stats_rx(const struct wmi_pdev_stats_rx *src,
  2403. struct ath10k_fw_stats_pdev *dst)
  2404. {
  2405. dst->mid_ppdu_route_change = __le32_to_cpu(src->mid_ppdu_route_change);
  2406. dst->status_rcvd = __le32_to_cpu(src->status_rcvd);
  2407. dst->r0_frags = __le32_to_cpu(src->r0_frags);
  2408. dst->r1_frags = __le32_to_cpu(src->r1_frags);
  2409. dst->r2_frags = __le32_to_cpu(src->r2_frags);
  2410. dst->r3_frags = __le32_to_cpu(src->r3_frags);
  2411. dst->htt_msdus = __le32_to_cpu(src->htt_msdus);
  2412. dst->htt_mpdus = __le32_to_cpu(src->htt_mpdus);
  2413. dst->loc_msdus = __le32_to_cpu(src->loc_msdus);
  2414. dst->loc_mpdus = __le32_to_cpu(src->loc_mpdus);
  2415. dst->oversize_amsdu = __le32_to_cpu(src->oversize_amsdu);
  2416. dst->phy_errs = __le32_to_cpu(src->phy_errs);
  2417. dst->phy_err_drop = __le32_to_cpu(src->phy_err_drop);
  2418. dst->mpdu_errs = __le32_to_cpu(src->mpdu_errs);
  2419. }
  2420. void ath10k_wmi_pull_pdev_stats_extra(const struct wmi_pdev_stats_extra *src,
  2421. struct ath10k_fw_stats_pdev *dst)
  2422. {
  2423. dst->ack_rx_bad = __le32_to_cpu(src->ack_rx_bad);
  2424. dst->rts_bad = __le32_to_cpu(src->rts_bad);
  2425. dst->rts_good = __le32_to_cpu(src->rts_good);
  2426. dst->fcs_bad = __le32_to_cpu(src->fcs_bad);
  2427. dst->no_beacons = __le32_to_cpu(src->no_beacons);
  2428. dst->mib_int_count = __le32_to_cpu(src->mib_int_count);
  2429. }
  2430. void ath10k_wmi_pull_peer_stats(const struct wmi_peer_stats *src,
  2431. struct ath10k_fw_stats_peer *dst)
  2432. {
  2433. ether_addr_copy(dst->peer_macaddr, src->peer_macaddr.addr);
  2434. dst->peer_rssi = __le32_to_cpu(src->peer_rssi);
  2435. dst->peer_tx_rate = __le32_to_cpu(src->peer_tx_rate);
  2436. }
  2437. static void
  2438. ath10k_wmi_10_4_pull_peer_stats(const struct wmi_10_4_peer_stats *src,
  2439. struct ath10k_fw_stats_peer *dst)
  2440. {
  2441. ether_addr_copy(dst->peer_macaddr, src->peer_macaddr.addr);
  2442. dst->peer_rssi = __le32_to_cpu(src->peer_rssi);
  2443. dst->peer_tx_rate = __le32_to_cpu(src->peer_tx_rate);
  2444. dst->peer_rx_rate = __le32_to_cpu(src->peer_rx_rate);
  2445. }
  2446. static int ath10k_wmi_main_op_pull_fw_stats(struct ath10k *ar,
  2447. struct sk_buff *skb,
  2448. struct ath10k_fw_stats *stats)
  2449. {
  2450. const struct wmi_stats_event *ev = (void *)skb->data;
  2451. u32 num_pdev_stats, num_vdev_stats, num_peer_stats;
  2452. int i;
  2453. if (!skb_pull(skb, sizeof(*ev)))
  2454. return -EPROTO;
  2455. num_pdev_stats = __le32_to_cpu(ev->num_pdev_stats);
  2456. num_vdev_stats = __le32_to_cpu(ev->num_vdev_stats);
  2457. num_peer_stats = __le32_to_cpu(ev->num_peer_stats);
  2458. for (i = 0; i < num_pdev_stats; i++) {
  2459. const struct wmi_pdev_stats *src;
  2460. struct ath10k_fw_stats_pdev *dst;
  2461. src = (void *)skb->data;
  2462. if (!skb_pull(skb, sizeof(*src)))
  2463. return -EPROTO;
  2464. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2465. if (!dst)
  2466. continue;
  2467. ath10k_wmi_pull_pdev_stats_base(&src->base, dst);
  2468. ath10k_wmi_pull_pdev_stats_tx(&src->tx, dst);
  2469. ath10k_wmi_pull_pdev_stats_rx(&src->rx, dst);
  2470. list_add_tail(&dst->list, &stats->pdevs);
  2471. }
  2472. /* fw doesn't implement vdev stats */
  2473. for (i = 0; i < num_peer_stats; i++) {
  2474. const struct wmi_peer_stats *src;
  2475. struct ath10k_fw_stats_peer *dst;
  2476. src = (void *)skb->data;
  2477. if (!skb_pull(skb, sizeof(*src)))
  2478. return -EPROTO;
  2479. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2480. if (!dst)
  2481. continue;
  2482. ath10k_wmi_pull_peer_stats(src, dst);
  2483. list_add_tail(&dst->list, &stats->peers);
  2484. }
  2485. return 0;
  2486. }
  2487. static int ath10k_wmi_10x_op_pull_fw_stats(struct ath10k *ar,
  2488. struct sk_buff *skb,
  2489. struct ath10k_fw_stats *stats)
  2490. {
  2491. const struct wmi_stats_event *ev = (void *)skb->data;
  2492. u32 num_pdev_stats, num_vdev_stats, num_peer_stats;
  2493. int i;
  2494. if (!skb_pull(skb, sizeof(*ev)))
  2495. return -EPROTO;
  2496. num_pdev_stats = __le32_to_cpu(ev->num_pdev_stats);
  2497. num_vdev_stats = __le32_to_cpu(ev->num_vdev_stats);
  2498. num_peer_stats = __le32_to_cpu(ev->num_peer_stats);
  2499. for (i = 0; i < num_pdev_stats; i++) {
  2500. const struct wmi_10x_pdev_stats *src;
  2501. struct ath10k_fw_stats_pdev *dst;
  2502. src = (void *)skb->data;
  2503. if (!skb_pull(skb, sizeof(*src)))
  2504. return -EPROTO;
  2505. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2506. if (!dst)
  2507. continue;
  2508. ath10k_wmi_pull_pdev_stats_base(&src->base, dst);
  2509. ath10k_wmi_pull_pdev_stats_tx(&src->tx, dst);
  2510. ath10k_wmi_pull_pdev_stats_rx(&src->rx, dst);
  2511. ath10k_wmi_pull_pdev_stats_extra(&src->extra, dst);
  2512. list_add_tail(&dst->list, &stats->pdevs);
  2513. }
  2514. /* fw doesn't implement vdev stats */
  2515. for (i = 0; i < num_peer_stats; i++) {
  2516. const struct wmi_10x_peer_stats *src;
  2517. struct ath10k_fw_stats_peer *dst;
  2518. src = (void *)skb->data;
  2519. if (!skb_pull(skb, sizeof(*src)))
  2520. return -EPROTO;
  2521. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2522. if (!dst)
  2523. continue;
  2524. ath10k_wmi_pull_peer_stats(&src->old, dst);
  2525. dst->peer_rx_rate = __le32_to_cpu(src->peer_rx_rate);
  2526. list_add_tail(&dst->list, &stats->peers);
  2527. }
  2528. return 0;
  2529. }
  2530. static int ath10k_wmi_10_2_op_pull_fw_stats(struct ath10k *ar,
  2531. struct sk_buff *skb,
  2532. struct ath10k_fw_stats *stats)
  2533. {
  2534. const struct wmi_10_2_stats_event *ev = (void *)skb->data;
  2535. u32 num_pdev_stats;
  2536. u32 num_pdev_ext_stats;
  2537. u32 num_vdev_stats;
  2538. u32 num_peer_stats;
  2539. int i;
  2540. if (!skb_pull(skb, sizeof(*ev)))
  2541. return -EPROTO;
  2542. num_pdev_stats = __le32_to_cpu(ev->num_pdev_stats);
  2543. num_pdev_ext_stats = __le32_to_cpu(ev->num_pdev_ext_stats);
  2544. num_vdev_stats = __le32_to_cpu(ev->num_vdev_stats);
  2545. num_peer_stats = __le32_to_cpu(ev->num_peer_stats);
  2546. for (i = 0; i < num_pdev_stats; i++) {
  2547. const struct wmi_10_2_pdev_stats *src;
  2548. struct ath10k_fw_stats_pdev *dst;
  2549. src = (void *)skb->data;
  2550. if (!skb_pull(skb, sizeof(*src)))
  2551. return -EPROTO;
  2552. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2553. if (!dst)
  2554. continue;
  2555. ath10k_wmi_pull_pdev_stats_base(&src->base, dst);
  2556. ath10k_wmi_pull_pdev_stats_tx(&src->tx, dst);
  2557. ath10k_wmi_pull_pdev_stats_rx(&src->rx, dst);
  2558. ath10k_wmi_pull_pdev_stats_extra(&src->extra, dst);
  2559. /* FIXME: expose 10.2 specific values */
  2560. list_add_tail(&dst->list, &stats->pdevs);
  2561. }
  2562. for (i = 0; i < num_pdev_ext_stats; i++) {
  2563. const struct wmi_10_2_pdev_ext_stats *src;
  2564. src = (void *)skb->data;
  2565. if (!skb_pull(skb, sizeof(*src)))
  2566. return -EPROTO;
  2567. /* FIXME: expose values to userspace
  2568. *
  2569. * Note: Even though this loop seems to do nothing it is
  2570. * required to parse following sub-structures properly.
  2571. */
  2572. }
  2573. /* fw doesn't implement vdev stats */
  2574. for (i = 0; i < num_peer_stats; i++) {
  2575. const struct wmi_10_2_peer_stats *src;
  2576. struct ath10k_fw_stats_peer *dst;
  2577. src = (void *)skb->data;
  2578. if (!skb_pull(skb, sizeof(*src)))
  2579. return -EPROTO;
  2580. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2581. if (!dst)
  2582. continue;
  2583. ath10k_wmi_pull_peer_stats(&src->old, dst);
  2584. dst->peer_rx_rate = __le32_to_cpu(src->peer_rx_rate);
  2585. /* FIXME: expose 10.2 specific values */
  2586. list_add_tail(&dst->list, &stats->peers);
  2587. }
  2588. return 0;
  2589. }
  2590. static int ath10k_wmi_10_2_4_op_pull_fw_stats(struct ath10k *ar,
  2591. struct sk_buff *skb,
  2592. struct ath10k_fw_stats *stats)
  2593. {
  2594. const struct wmi_10_2_stats_event *ev = (void *)skb->data;
  2595. u32 num_pdev_stats;
  2596. u32 num_pdev_ext_stats;
  2597. u32 num_vdev_stats;
  2598. u32 num_peer_stats;
  2599. int i;
  2600. if (!skb_pull(skb, sizeof(*ev)))
  2601. return -EPROTO;
  2602. num_pdev_stats = __le32_to_cpu(ev->num_pdev_stats);
  2603. num_pdev_ext_stats = __le32_to_cpu(ev->num_pdev_ext_stats);
  2604. num_vdev_stats = __le32_to_cpu(ev->num_vdev_stats);
  2605. num_peer_stats = __le32_to_cpu(ev->num_peer_stats);
  2606. for (i = 0; i < num_pdev_stats; i++) {
  2607. const struct wmi_10_2_pdev_stats *src;
  2608. struct ath10k_fw_stats_pdev *dst;
  2609. src = (void *)skb->data;
  2610. if (!skb_pull(skb, sizeof(*src)))
  2611. return -EPROTO;
  2612. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2613. if (!dst)
  2614. continue;
  2615. ath10k_wmi_pull_pdev_stats_base(&src->base, dst);
  2616. ath10k_wmi_pull_pdev_stats_tx(&src->tx, dst);
  2617. ath10k_wmi_pull_pdev_stats_rx(&src->rx, dst);
  2618. ath10k_wmi_pull_pdev_stats_extra(&src->extra, dst);
  2619. /* FIXME: expose 10.2 specific values */
  2620. list_add_tail(&dst->list, &stats->pdevs);
  2621. }
  2622. for (i = 0; i < num_pdev_ext_stats; i++) {
  2623. const struct wmi_10_2_pdev_ext_stats *src;
  2624. src = (void *)skb->data;
  2625. if (!skb_pull(skb, sizeof(*src)))
  2626. return -EPROTO;
  2627. /* FIXME: expose values to userspace
  2628. *
  2629. * Note: Even though this loop seems to do nothing it is
  2630. * required to parse following sub-structures properly.
  2631. */
  2632. }
  2633. /* fw doesn't implement vdev stats */
  2634. for (i = 0; i < num_peer_stats; i++) {
  2635. const struct wmi_10_2_4_ext_peer_stats *src;
  2636. struct ath10k_fw_stats_peer *dst;
  2637. int stats_len;
  2638. if (test_bit(WMI_SERVICE_PEER_STATS, ar->wmi.svc_map))
  2639. stats_len = sizeof(struct wmi_10_2_4_ext_peer_stats);
  2640. else
  2641. stats_len = sizeof(struct wmi_10_2_4_peer_stats);
  2642. src = (void *)skb->data;
  2643. if (!skb_pull(skb, stats_len))
  2644. return -EPROTO;
  2645. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2646. if (!dst)
  2647. continue;
  2648. ath10k_wmi_pull_peer_stats(&src->common.old, dst);
  2649. dst->peer_rx_rate = __le32_to_cpu(src->common.peer_rx_rate);
  2650. if (ath10k_peer_stats_enabled(ar))
  2651. dst->rx_duration = __le32_to_cpu(src->rx_duration);
  2652. /* FIXME: expose 10.2 specific values */
  2653. list_add_tail(&dst->list, &stats->peers);
  2654. }
  2655. return 0;
  2656. }
  2657. static int ath10k_wmi_10_4_op_pull_fw_stats(struct ath10k *ar,
  2658. struct sk_buff *skb,
  2659. struct ath10k_fw_stats *stats)
  2660. {
  2661. const struct wmi_10_2_stats_event *ev = (void *)skb->data;
  2662. u32 num_pdev_stats;
  2663. u32 num_pdev_ext_stats;
  2664. u32 num_vdev_stats;
  2665. u32 num_peer_stats;
  2666. u32 stats_id;
  2667. int i;
  2668. if (!skb_pull(skb, sizeof(*ev)))
  2669. return -EPROTO;
  2670. num_pdev_stats = __le32_to_cpu(ev->num_pdev_stats);
  2671. num_pdev_ext_stats = __le32_to_cpu(ev->num_pdev_ext_stats);
  2672. num_vdev_stats = __le32_to_cpu(ev->num_vdev_stats);
  2673. num_peer_stats = __le32_to_cpu(ev->num_peer_stats);
  2674. stats_id = __le32_to_cpu(ev->stats_id);
  2675. for (i = 0; i < num_pdev_stats; i++) {
  2676. const struct wmi_10_4_pdev_stats *src;
  2677. struct ath10k_fw_stats_pdev *dst;
  2678. src = (void *)skb->data;
  2679. if (!skb_pull(skb, sizeof(*src)))
  2680. return -EPROTO;
  2681. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2682. if (!dst)
  2683. continue;
  2684. ath10k_wmi_pull_pdev_stats_base(&src->base, dst);
  2685. ath10k_wmi_10_4_pull_pdev_stats_tx(&src->tx, dst);
  2686. ath10k_wmi_pull_pdev_stats_rx(&src->rx, dst);
  2687. dst->rx_ovfl_errs = __le32_to_cpu(src->rx_ovfl_errs);
  2688. ath10k_wmi_pull_pdev_stats_extra(&src->extra, dst);
  2689. list_add_tail(&dst->list, &stats->pdevs);
  2690. }
  2691. for (i = 0; i < num_pdev_ext_stats; i++) {
  2692. const struct wmi_10_2_pdev_ext_stats *src;
  2693. src = (void *)skb->data;
  2694. if (!skb_pull(skb, sizeof(*src)))
  2695. return -EPROTO;
  2696. /* FIXME: expose values to userspace
  2697. *
  2698. * Note: Even though this loop seems to do nothing it is
  2699. * required to parse following sub-structures properly.
  2700. */
  2701. }
  2702. /* fw doesn't implement vdev stats */
  2703. for (i = 0; i < num_peer_stats; i++) {
  2704. const struct wmi_10_4_peer_extd_stats *src;
  2705. struct ath10k_fw_stats_peer *dst;
  2706. int stats_len;
  2707. bool extd_peer_stats = !!(stats_id & WMI_10_4_STAT_PEER_EXTD);
  2708. if (extd_peer_stats)
  2709. stats_len = sizeof(struct wmi_10_4_peer_extd_stats);
  2710. else
  2711. stats_len = sizeof(struct wmi_10_4_peer_stats);
  2712. src = (void *)skb->data;
  2713. if (!skb_pull(skb, stats_len))
  2714. return -EPROTO;
  2715. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2716. if (!dst)
  2717. continue;
  2718. ath10k_wmi_10_4_pull_peer_stats(&src->common, dst);
  2719. /* FIXME: expose 10.4 specific values */
  2720. if (extd_peer_stats)
  2721. dst->rx_duration = __le32_to_cpu(src->rx_duration);
  2722. list_add_tail(&dst->list, &stats->peers);
  2723. }
  2724. return 0;
  2725. }
  2726. void ath10k_wmi_event_update_stats(struct ath10k *ar, struct sk_buff *skb)
  2727. {
  2728. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_UPDATE_STATS_EVENTID\n");
  2729. ath10k_debug_fw_stats_process(ar, skb);
  2730. }
  2731. static int
  2732. ath10k_wmi_op_pull_vdev_start_ev(struct ath10k *ar, struct sk_buff *skb,
  2733. struct wmi_vdev_start_ev_arg *arg)
  2734. {
  2735. struct wmi_vdev_start_response_event *ev = (void *)skb->data;
  2736. if (skb->len < sizeof(*ev))
  2737. return -EPROTO;
  2738. skb_pull(skb, sizeof(*ev));
  2739. arg->vdev_id = ev->vdev_id;
  2740. arg->req_id = ev->req_id;
  2741. arg->resp_type = ev->resp_type;
  2742. arg->status = ev->status;
  2743. return 0;
  2744. }
  2745. void ath10k_wmi_event_vdev_start_resp(struct ath10k *ar, struct sk_buff *skb)
  2746. {
  2747. struct wmi_vdev_start_ev_arg arg = {};
  2748. int ret;
  2749. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_VDEV_START_RESP_EVENTID\n");
  2750. ret = ath10k_wmi_pull_vdev_start(ar, skb, &arg);
  2751. if (ret) {
  2752. ath10k_warn(ar, "failed to parse vdev start event: %d\n", ret);
  2753. return;
  2754. }
  2755. if (WARN_ON(__le32_to_cpu(arg.status)))
  2756. return;
  2757. complete(&ar->vdev_setup_done);
  2758. }
  2759. void ath10k_wmi_event_vdev_stopped(struct ath10k *ar, struct sk_buff *skb)
  2760. {
  2761. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_VDEV_STOPPED_EVENTID\n");
  2762. complete(&ar->vdev_setup_done);
  2763. }
  2764. static int
  2765. ath10k_wmi_op_pull_peer_kick_ev(struct ath10k *ar, struct sk_buff *skb,
  2766. struct wmi_peer_kick_ev_arg *arg)
  2767. {
  2768. struct wmi_peer_sta_kickout_event *ev = (void *)skb->data;
  2769. if (skb->len < sizeof(*ev))
  2770. return -EPROTO;
  2771. skb_pull(skb, sizeof(*ev));
  2772. arg->mac_addr = ev->peer_macaddr.addr;
  2773. return 0;
  2774. }
  2775. void ath10k_wmi_event_peer_sta_kickout(struct ath10k *ar, struct sk_buff *skb)
  2776. {
  2777. struct wmi_peer_kick_ev_arg arg = {};
  2778. struct ieee80211_sta *sta;
  2779. int ret;
  2780. ret = ath10k_wmi_pull_peer_kick(ar, skb, &arg);
  2781. if (ret) {
  2782. ath10k_warn(ar, "failed to parse peer kickout event: %d\n",
  2783. ret);
  2784. return;
  2785. }
  2786. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi event peer sta kickout %pM\n",
  2787. arg.mac_addr);
  2788. rcu_read_lock();
  2789. sta = ieee80211_find_sta_by_ifaddr(ar->hw, arg.mac_addr, NULL);
  2790. if (!sta) {
  2791. ath10k_warn(ar, "Spurious quick kickout for STA %pM\n",
  2792. arg.mac_addr);
  2793. goto exit;
  2794. }
  2795. ieee80211_report_low_ack(sta, 10);
  2796. exit:
  2797. rcu_read_unlock();
  2798. }
  2799. /*
  2800. * FIXME
  2801. *
  2802. * We don't report to mac80211 sleep state of connected
  2803. * stations. Due to this mac80211 can't fill in TIM IE
  2804. * correctly.
  2805. *
  2806. * I know of no way of getting nullfunc frames that contain
  2807. * sleep transition from connected stations - these do not
  2808. * seem to be sent from the target to the host. There also
  2809. * doesn't seem to be a dedicated event for that. So the
  2810. * only way left to do this would be to read tim_bitmap
  2811. * during SWBA.
  2812. *
  2813. * We could probably try using tim_bitmap from SWBA to tell
  2814. * mac80211 which stations are asleep and which are not. The
  2815. * problem here is calling mac80211 functions so many times
  2816. * could take too long and make us miss the time to submit
  2817. * the beacon to the target.
  2818. *
  2819. * So as a workaround we try to extend the TIM IE if there
  2820. * is unicast buffered for stations with aid > 7 and fill it
  2821. * in ourselves.
  2822. */
  2823. static void ath10k_wmi_update_tim(struct ath10k *ar,
  2824. struct ath10k_vif *arvif,
  2825. struct sk_buff *bcn,
  2826. const struct wmi_tim_info_arg *tim_info)
  2827. {
  2828. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)bcn->data;
  2829. struct ieee80211_tim_ie *tim;
  2830. u8 *ies, *ie;
  2831. u8 ie_len, pvm_len;
  2832. __le32 t;
  2833. u32 v, tim_len;
  2834. /* When FW reports 0 in tim_len, ensure atleast first byte
  2835. * in tim_bitmap is considered for pvm calculation.
  2836. */
  2837. tim_len = tim_info->tim_len ? __le32_to_cpu(tim_info->tim_len) : 1;
  2838. /* if next SWBA has no tim_changed the tim_bitmap is garbage.
  2839. * we must copy the bitmap upon change and reuse it later */
  2840. if (__le32_to_cpu(tim_info->tim_changed)) {
  2841. int i;
  2842. if (sizeof(arvif->u.ap.tim_bitmap) < tim_len) {
  2843. ath10k_warn(ar, "SWBA TIM field is too big (%u), truncated it to %zu",
  2844. tim_len, sizeof(arvif->u.ap.tim_bitmap));
  2845. tim_len = sizeof(arvif->u.ap.tim_bitmap);
  2846. }
  2847. for (i = 0; i < tim_len; i++) {
  2848. t = tim_info->tim_bitmap[i / 4];
  2849. v = __le32_to_cpu(t);
  2850. arvif->u.ap.tim_bitmap[i] = (v >> ((i % 4) * 8)) & 0xFF;
  2851. }
  2852. /* FW reports either length 0 or length based on max supported
  2853. * station. so we calculate this on our own
  2854. */
  2855. arvif->u.ap.tim_len = 0;
  2856. for (i = 0; i < tim_len; i++)
  2857. if (arvif->u.ap.tim_bitmap[i])
  2858. arvif->u.ap.tim_len = i;
  2859. arvif->u.ap.tim_len++;
  2860. }
  2861. ies = bcn->data;
  2862. ies += ieee80211_hdrlen(hdr->frame_control);
  2863. ies += 12; /* fixed parameters */
  2864. ie = (u8 *)cfg80211_find_ie(WLAN_EID_TIM, ies,
  2865. (u8 *)skb_tail_pointer(bcn) - ies);
  2866. if (!ie) {
  2867. if (arvif->vdev_type != WMI_VDEV_TYPE_IBSS)
  2868. ath10k_warn(ar, "no tim ie found;\n");
  2869. return;
  2870. }
  2871. tim = (void *)ie + 2;
  2872. ie_len = ie[1];
  2873. pvm_len = ie_len - 3; /* exclude dtim count, dtim period, bmap ctl */
  2874. if (pvm_len < arvif->u.ap.tim_len) {
  2875. int expand_size = tim_len - pvm_len;
  2876. int move_size = skb_tail_pointer(bcn) - (ie + 2 + ie_len);
  2877. void *next_ie = ie + 2 + ie_len;
  2878. if (skb_put(bcn, expand_size)) {
  2879. memmove(next_ie + expand_size, next_ie, move_size);
  2880. ie[1] += expand_size;
  2881. ie_len += expand_size;
  2882. pvm_len += expand_size;
  2883. } else {
  2884. ath10k_warn(ar, "tim expansion failed\n");
  2885. }
  2886. }
  2887. if (pvm_len > tim_len) {
  2888. ath10k_warn(ar, "tim pvm length is too great (%d)\n", pvm_len);
  2889. return;
  2890. }
  2891. tim->bitmap_ctrl = !!__le32_to_cpu(tim_info->tim_mcast);
  2892. memcpy(tim->virtual_map, arvif->u.ap.tim_bitmap, pvm_len);
  2893. if (tim->dtim_count == 0) {
  2894. ATH10K_SKB_CB(bcn)->flags |= ATH10K_SKB_F_DTIM_ZERO;
  2895. if (__le32_to_cpu(tim_info->tim_mcast) == 1)
  2896. ATH10K_SKB_CB(bcn)->flags |= ATH10K_SKB_F_DELIVER_CAB;
  2897. }
  2898. ath10k_dbg(ar, ATH10K_DBG_MGMT, "dtim %d/%d mcast %d pvmlen %d\n",
  2899. tim->dtim_count, tim->dtim_period,
  2900. tim->bitmap_ctrl, pvm_len);
  2901. }
  2902. static void ath10k_wmi_update_noa(struct ath10k *ar, struct ath10k_vif *arvif,
  2903. struct sk_buff *bcn,
  2904. const struct wmi_p2p_noa_info *noa)
  2905. {
  2906. if (!arvif->vif->p2p)
  2907. return;
  2908. ath10k_dbg(ar, ATH10K_DBG_MGMT, "noa changed: %d\n", noa->changed);
  2909. if (noa->changed & WMI_P2P_NOA_CHANGED_BIT)
  2910. ath10k_p2p_noa_update(arvif, noa);
  2911. if (arvif->u.ap.noa_data)
  2912. if (!pskb_expand_head(bcn, 0, arvif->u.ap.noa_len, GFP_ATOMIC))
  2913. memcpy(skb_put(bcn, arvif->u.ap.noa_len),
  2914. arvif->u.ap.noa_data,
  2915. arvif->u.ap.noa_len);
  2916. }
  2917. static int ath10k_wmi_op_pull_swba_ev(struct ath10k *ar, struct sk_buff *skb,
  2918. struct wmi_swba_ev_arg *arg)
  2919. {
  2920. struct wmi_host_swba_event *ev = (void *)skb->data;
  2921. u32 map;
  2922. size_t i;
  2923. if (skb->len < sizeof(*ev))
  2924. return -EPROTO;
  2925. skb_pull(skb, sizeof(*ev));
  2926. arg->vdev_map = ev->vdev_map;
  2927. for (i = 0, map = __le32_to_cpu(ev->vdev_map); map; map >>= 1) {
  2928. if (!(map & BIT(0)))
  2929. continue;
  2930. /* If this happens there were some changes in firmware and
  2931. * ath10k should update the max size of tim_info array.
  2932. */
  2933. if (WARN_ON_ONCE(i == ARRAY_SIZE(arg->tim_info)))
  2934. break;
  2935. if (__le32_to_cpu(ev->bcn_info[i].tim_info.tim_len) >
  2936. sizeof(ev->bcn_info[i].tim_info.tim_bitmap)) {
  2937. ath10k_warn(ar, "refusing to parse invalid swba structure\n");
  2938. return -EPROTO;
  2939. }
  2940. arg->tim_info[i].tim_len = ev->bcn_info[i].tim_info.tim_len;
  2941. arg->tim_info[i].tim_mcast = ev->bcn_info[i].tim_info.tim_mcast;
  2942. arg->tim_info[i].tim_bitmap =
  2943. ev->bcn_info[i].tim_info.tim_bitmap;
  2944. arg->tim_info[i].tim_changed =
  2945. ev->bcn_info[i].tim_info.tim_changed;
  2946. arg->tim_info[i].tim_num_ps_pending =
  2947. ev->bcn_info[i].tim_info.tim_num_ps_pending;
  2948. arg->noa_info[i] = &ev->bcn_info[i].p2p_noa_info;
  2949. i++;
  2950. }
  2951. return 0;
  2952. }
  2953. static int ath10k_wmi_10_2_4_op_pull_swba_ev(struct ath10k *ar,
  2954. struct sk_buff *skb,
  2955. struct wmi_swba_ev_arg *arg)
  2956. {
  2957. struct wmi_10_2_4_host_swba_event *ev = (void *)skb->data;
  2958. u32 map;
  2959. size_t i;
  2960. if (skb->len < sizeof(*ev))
  2961. return -EPROTO;
  2962. skb_pull(skb, sizeof(*ev));
  2963. arg->vdev_map = ev->vdev_map;
  2964. for (i = 0, map = __le32_to_cpu(ev->vdev_map); map; map >>= 1) {
  2965. if (!(map & BIT(0)))
  2966. continue;
  2967. /* If this happens there were some changes in firmware and
  2968. * ath10k should update the max size of tim_info array.
  2969. */
  2970. if (WARN_ON_ONCE(i == ARRAY_SIZE(arg->tim_info)))
  2971. break;
  2972. if (__le32_to_cpu(ev->bcn_info[i].tim_info.tim_len) >
  2973. sizeof(ev->bcn_info[i].tim_info.tim_bitmap)) {
  2974. ath10k_warn(ar, "refusing to parse invalid swba structure\n");
  2975. return -EPROTO;
  2976. }
  2977. arg->tim_info[i].tim_len = ev->bcn_info[i].tim_info.tim_len;
  2978. arg->tim_info[i].tim_mcast = ev->bcn_info[i].tim_info.tim_mcast;
  2979. arg->tim_info[i].tim_bitmap =
  2980. ev->bcn_info[i].tim_info.tim_bitmap;
  2981. arg->tim_info[i].tim_changed =
  2982. ev->bcn_info[i].tim_info.tim_changed;
  2983. arg->tim_info[i].tim_num_ps_pending =
  2984. ev->bcn_info[i].tim_info.tim_num_ps_pending;
  2985. i++;
  2986. }
  2987. return 0;
  2988. }
  2989. static int ath10k_wmi_10_4_op_pull_swba_ev(struct ath10k *ar,
  2990. struct sk_buff *skb,
  2991. struct wmi_swba_ev_arg *arg)
  2992. {
  2993. struct wmi_10_4_host_swba_event *ev = (void *)skb->data;
  2994. u32 map, tim_len;
  2995. size_t i;
  2996. if (skb->len < sizeof(*ev))
  2997. return -EPROTO;
  2998. skb_pull(skb, sizeof(*ev));
  2999. arg->vdev_map = ev->vdev_map;
  3000. for (i = 0, map = __le32_to_cpu(ev->vdev_map); map; map >>= 1) {
  3001. if (!(map & BIT(0)))
  3002. continue;
  3003. /* If this happens there were some changes in firmware and
  3004. * ath10k should update the max size of tim_info array.
  3005. */
  3006. if (WARN_ON_ONCE(i == ARRAY_SIZE(arg->tim_info)))
  3007. break;
  3008. if (__le32_to_cpu(ev->bcn_info[i].tim_info.tim_len) >
  3009. sizeof(ev->bcn_info[i].tim_info.tim_bitmap)) {
  3010. ath10k_warn(ar, "refusing to parse invalid swba structure\n");
  3011. return -EPROTO;
  3012. }
  3013. tim_len = __le32_to_cpu(ev->bcn_info[i].tim_info.tim_len);
  3014. if (tim_len) {
  3015. /* Exclude 4 byte guard length */
  3016. tim_len -= 4;
  3017. arg->tim_info[i].tim_len = __cpu_to_le32(tim_len);
  3018. } else {
  3019. arg->tim_info[i].tim_len = 0;
  3020. }
  3021. arg->tim_info[i].tim_mcast = ev->bcn_info[i].tim_info.tim_mcast;
  3022. arg->tim_info[i].tim_bitmap =
  3023. ev->bcn_info[i].tim_info.tim_bitmap;
  3024. arg->tim_info[i].tim_changed =
  3025. ev->bcn_info[i].tim_info.tim_changed;
  3026. arg->tim_info[i].tim_num_ps_pending =
  3027. ev->bcn_info[i].tim_info.tim_num_ps_pending;
  3028. /* 10.4 firmware doesn't have p2p support. notice of absence
  3029. * info can be ignored for now.
  3030. */
  3031. i++;
  3032. }
  3033. return 0;
  3034. }
  3035. static enum wmi_txbf_conf ath10k_wmi_10_4_txbf_conf_scheme(struct ath10k *ar)
  3036. {
  3037. return WMI_TXBF_CONF_BEFORE_ASSOC;
  3038. }
  3039. void ath10k_wmi_event_host_swba(struct ath10k *ar, struct sk_buff *skb)
  3040. {
  3041. struct wmi_swba_ev_arg arg = {};
  3042. u32 map;
  3043. int i = -1;
  3044. const struct wmi_tim_info_arg *tim_info;
  3045. const struct wmi_p2p_noa_info *noa_info;
  3046. struct ath10k_vif *arvif;
  3047. struct sk_buff *bcn;
  3048. dma_addr_t paddr;
  3049. int ret, vdev_id = 0;
  3050. ret = ath10k_wmi_pull_swba(ar, skb, &arg);
  3051. if (ret) {
  3052. ath10k_warn(ar, "failed to parse swba event: %d\n", ret);
  3053. return;
  3054. }
  3055. map = __le32_to_cpu(arg.vdev_map);
  3056. ath10k_dbg(ar, ATH10K_DBG_MGMT, "mgmt swba vdev_map 0x%x\n",
  3057. map);
  3058. for (; map; map >>= 1, vdev_id++) {
  3059. if (!(map & 0x1))
  3060. continue;
  3061. i++;
  3062. if (i >= WMI_MAX_AP_VDEV) {
  3063. ath10k_warn(ar, "swba has corrupted vdev map\n");
  3064. break;
  3065. }
  3066. tim_info = &arg.tim_info[i];
  3067. noa_info = arg.noa_info[i];
  3068. ath10k_dbg(ar, ATH10K_DBG_MGMT,
  3069. "mgmt event bcn_info %d tim_len %d mcast %d changed %d num_ps_pending %d bitmap 0x%08x%08x%08x%08x\n",
  3070. i,
  3071. __le32_to_cpu(tim_info->tim_len),
  3072. __le32_to_cpu(tim_info->tim_mcast),
  3073. __le32_to_cpu(tim_info->tim_changed),
  3074. __le32_to_cpu(tim_info->tim_num_ps_pending),
  3075. __le32_to_cpu(tim_info->tim_bitmap[3]),
  3076. __le32_to_cpu(tim_info->tim_bitmap[2]),
  3077. __le32_to_cpu(tim_info->tim_bitmap[1]),
  3078. __le32_to_cpu(tim_info->tim_bitmap[0]));
  3079. /* TODO: Only first 4 word from tim_bitmap is dumped.
  3080. * Extend debug code to dump full tim_bitmap.
  3081. */
  3082. arvif = ath10k_get_arvif(ar, vdev_id);
  3083. if (arvif == NULL) {
  3084. ath10k_warn(ar, "no vif for vdev_id %d found\n",
  3085. vdev_id);
  3086. continue;
  3087. }
  3088. /* There are no completions for beacons so wait for next SWBA
  3089. * before telling mac80211 to decrement CSA counter
  3090. *
  3091. * Once CSA counter is completed stop sending beacons until
  3092. * actual channel switch is done */
  3093. if (arvif->vif->csa_active &&
  3094. ieee80211_csa_is_complete(arvif->vif)) {
  3095. ieee80211_csa_finish(arvif->vif);
  3096. continue;
  3097. }
  3098. bcn = ieee80211_beacon_get(ar->hw, arvif->vif);
  3099. if (!bcn) {
  3100. ath10k_warn(ar, "could not get mac80211 beacon\n");
  3101. continue;
  3102. }
  3103. ath10k_tx_h_seq_no(arvif->vif, bcn);
  3104. ath10k_wmi_update_tim(ar, arvif, bcn, tim_info);
  3105. ath10k_wmi_update_noa(ar, arvif, bcn, noa_info);
  3106. spin_lock_bh(&ar->data_lock);
  3107. if (arvif->beacon) {
  3108. switch (arvif->beacon_state) {
  3109. case ATH10K_BEACON_SENT:
  3110. break;
  3111. case ATH10K_BEACON_SCHEDULED:
  3112. ath10k_warn(ar, "SWBA overrun on vdev %d, skipped old beacon\n",
  3113. arvif->vdev_id);
  3114. break;
  3115. case ATH10K_BEACON_SENDING:
  3116. ath10k_warn(ar, "SWBA overrun on vdev %d, skipped new beacon\n",
  3117. arvif->vdev_id);
  3118. dev_kfree_skb(bcn);
  3119. goto skip;
  3120. }
  3121. ath10k_mac_vif_beacon_free(arvif);
  3122. }
  3123. if (!arvif->beacon_buf) {
  3124. paddr = dma_map_single(arvif->ar->dev, bcn->data,
  3125. bcn->len, DMA_TO_DEVICE);
  3126. ret = dma_mapping_error(arvif->ar->dev, paddr);
  3127. if (ret) {
  3128. ath10k_warn(ar, "failed to map beacon: %d\n",
  3129. ret);
  3130. dev_kfree_skb_any(bcn);
  3131. ret = -EIO;
  3132. goto skip;
  3133. }
  3134. ATH10K_SKB_CB(bcn)->paddr = paddr;
  3135. } else {
  3136. if (bcn->len > IEEE80211_MAX_FRAME_LEN) {
  3137. ath10k_warn(ar, "trimming beacon %d -> %d bytes!\n",
  3138. bcn->len, IEEE80211_MAX_FRAME_LEN);
  3139. skb_trim(bcn, IEEE80211_MAX_FRAME_LEN);
  3140. }
  3141. memcpy(arvif->beacon_buf, bcn->data, bcn->len);
  3142. ATH10K_SKB_CB(bcn)->paddr = arvif->beacon_paddr;
  3143. }
  3144. arvif->beacon = bcn;
  3145. arvif->beacon_state = ATH10K_BEACON_SCHEDULED;
  3146. trace_ath10k_tx_hdr(ar, bcn->data, bcn->len);
  3147. trace_ath10k_tx_payload(ar, bcn->data, bcn->len);
  3148. skip:
  3149. spin_unlock_bh(&ar->data_lock);
  3150. }
  3151. ath10k_wmi_tx_beacons_nowait(ar);
  3152. }
  3153. void ath10k_wmi_event_tbttoffset_update(struct ath10k *ar, struct sk_buff *skb)
  3154. {
  3155. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_TBTTOFFSET_UPDATE_EVENTID\n");
  3156. }
  3157. static void ath10k_dfs_radar_report(struct ath10k *ar,
  3158. struct wmi_phyerr_ev_arg *phyerr,
  3159. const struct phyerr_radar_report *rr,
  3160. u64 tsf)
  3161. {
  3162. u32 reg0, reg1, tsf32l;
  3163. struct ieee80211_channel *ch;
  3164. struct pulse_event pe;
  3165. u64 tsf64;
  3166. u8 rssi, width;
  3167. reg0 = __le32_to_cpu(rr->reg0);
  3168. reg1 = __le32_to_cpu(rr->reg1);
  3169. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3170. "wmi phyerr radar report chirp %d max_width %d agc_total_gain %d pulse_delta_diff %d\n",
  3171. MS(reg0, RADAR_REPORT_REG0_PULSE_IS_CHIRP),
  3172. MS(reg0, RADAR_REPORT_REG0_PULSE_IS_MAX_WIDTH),
  3173. MS(reg0, RADAR_REPORT_REG0_AGC_TOTAL_GAIN),
  3174. MS(reg0, RADAR_REPORT_REG0_PULSE_DELTA_DIFF));
  3175. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3176. "wmi phyerr radar report pulse_delta_pean %d pulse_sidx %d fft_valid %d agc_mb_gain %d subchan_mask %d\n",
  3177. MS(reg0, RADAR_REPORT_REG0_PULSE_DELTA_PEAK),
  3178. MS(reg0, RADAR_REPORT_REG0_PULSE_SIDX),
  3179. MS(reg1, RADAR_REPORT_REG1_PULSE_SRCH_FFT_VALID),
  3180. MS(reg1, RADAR_REPORT_REG1_PULSE_AGC_MB_GAIN),
  3181. MS(reg1, RADAR_REPORT_REG1_PULSE_SUBCHAN_MASK));
  3182. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3183. "wmi phyerr radar report pulse_tsf_offset 0x%X pulse_dur: %d\n",
  3184. MS(reg1, RADAR_REPORT_REG1_PULSE_TSF_OFFSET),
  3185. MS(reg1, RADAR_REPORT_REG1_PULSE_DUR));
  3186. if (!ar->dfs_detector)
  3187. return;
  3188. spin_lock_bh(&ar->data_lock);
  3189. ch = ar->rx_channel;
  3190. spin_unlock_bh(&ar->data_lock);
  3191. if (!ch) {
  3192. ath10k_warn(ar, "failed to derive channel for radar pulse, treating as radar\n");
  3193. goto radar_detected;
  3194. }
  3195. /* report event to DFS pattern detector */
  3196. tsf32l = phyerr->tsf_timestamp;
  3197. tsf64 = tsf & (~0xFFFFFFFFULL);
  3198. tsf64 |= tsf32l;
  3199. width = MS(reg1, RADAR_REPORT_REG1_PULSE_DUR);
  3200. rssi = phyerr->rssi_combined;
  3201. /* hardware store this as 8 bit signed value,
  3202. * set to zero if negative number
  3203. */
  3204. if (rssi & 0x80)
  3205. rssi = 0;
  3206. pe.ts = tsf64;
  3207. pe.freq = ch->center_freq;
  3208. pe.width = width;
  3209. pe.rssi = rssi;
  3210. pe.chirp = (MS(reg0, RADAR_REPORT_REG0_PULSE_IS_CHIRP) != 0);
  3211. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3212. "dfs add pulse freq: %d, width: %d, rssi %d, tsf: %llX\n",
  3213. pe.freq, pe.width, pe.rssi, pe.ts);
  3214. ATH10K_DFS_STAT_INC(ar, pulses_detected);
  3215. if (!ar->dfs_detector->add_pulse(ar->dfs_detector, &pe)) {
  3216. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3217. "dfs no pulse pattern detected, yet\n");
  3218. return;
  3219. }
  3220. radar_detected:
  3221. ath10k_dbg(ar, ATH10K_DBG_REGULATORY, "dfs radar detected\n");
  3222. ATH10K_DFS_STAT_INC(ar, radar_detected);
  3223. /* Control radar events reporting in debugfs file
  3224. dfs_block_radar_events */
  3225. if (ar->dfs_block_radar_events) {
  3226. ath10k_info(ar, "DFS Radar detected, but ignored as requested\n");
  3227. return;
  3228. }
  3229. ieee80211_radar_detected(ar->hw);
  3230. }
  3231. static int ath10k_dfs_fft_report(struct ath10k *ar,
  3232. struct wmi_phyerr_ev_arg *phyerr,
  3233. const struct phyerr_fft_report *fftr,
  3234. u64 tsf)
  3235. {
  3236. u32 reg0, reg1;
  3237. u8 rssi, peak_mag;
  3238. reg0 = __le32_to_cpu(fftr->reg0);
  3239. reg1 = __le32_to_cpu(fftr->reg1);
  3240. rssi = phyerr->rssi_combined;
  3241. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3242. "wmi phyerr fft report total_gain_db %d base_pwr_db %d fft_chn_idx %d peak_sidx %d\n",
  3243. MS(reg0, SEARCH_FFT_REPORT_REG0_TOTAL_GAIN_DB),
  3244. MS(reg0, SEARCH_FFT_REPORT_REG0_BASE_PWR_DB),
  3245. MS(reg0, SEARCH_FFT_REPORT_REG0_FFT_CHN_IDX),
  3246. MS(reg0, SEARCH_FFT_REPORT_REG0_PEAK_SIDX));
  3247. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3248. "wmi phyerr fft report rel_pwr_db %d avgpwr_db %d peak_mag %d num_store_bin %d\n",
  3249. MS(reg1, SEARCH_FFT_REPORT_REG1_RELPWR_DB),
  3250. MS(reg1, SEARCH_FFT_REPORT_REG1_AVGPWR_DB),
  3251. MS(reg1, SEARCH_FFT_REPORT_REG1_PEAK_MAG),
  3252. MS(reg1, SEARCH_FFT_REPORT_REG1_NUM_STR_BINS_IB));
  3253. peak_mag = MS(reg1, SEARCH_FFT_REPORT_REG1_PEAK_MAG);
  3254. /* false event detection */
  3255. if (rssi == DFS_RSSI_POSSIBLY_FALSE &&
  3256. peak_mag < 2 * DFS_PEAK_MAG_THOLD_POSSIBLY_FALSE) {
  3257. ath10k_dbg(ar, ATH10K_DBG_REGULATORY, "dfs false pulse detected\n");
  3258. ATH10K_DFS_STAT_INC(ar, pulses_discarded);
  3259. return -EINVAL;
  3260. }
  3261. return 0;
  3262. }
  3263. void ath10k_wmi_event_dfs(struct ath10k *ar,
  3264. struct wmi_phyerr_ev_arg *phyerr,
  3265. u64 tsf)
  3266. {
  3267. int buf_len, tlv_len, res, i = 0;
  3268. const struct phyerr_tlv *tlv;
  3269. const struct phyerr_radar_report *rr;
  3270. const struct phyerr_fft_report *fftr;
  3271. const u8 *tlv_buf;
  3272. buf_len = phyerr->buf_len;
  3273. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3274. "wmi event dfs err_code %d rssi %d tsfl 0x%X tsf64 0x%llX len %d\n",
  3275. phyerr->phy_err_code, phyerr->rssi_combined,
  3276. phyerr->tsf_timestamp, tsf, buf_len);
  3277. /* Skip event if DFS disabled */
  3278. if (!config_enabled(CONFIG_ATH10K_DFS_CERTIFIED))
  3279. return;
  3280. ATH10K_DFS_STAT_INC(ar, pulses_total);
  3281. while (i < buf_len) {
  3282. if (i + sizeof(*tlv) > buf_len) {
  3283. ath10k_warn(ar, "too short buf for tlv header (%d)\n",
  3284. i);
  3285. return;
  3286. }
  3287. tlv = (struct phyerr_tlv *)&phyerr->buf[i];
  3288. tlv_len = __le16_to_cpu(tlv->len);
  3289. tlv_buf = &phyerr->buf[i + sizeof(*tlv)];
  3290. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3291. "wmi event dfs tlv_len %d tlv_tag 0x%02X tlv_sig 0x%02X\n",
  3292. tlv_len, tlv->tag, tlv->sig);
  3293. switch (tlv->tag) {
  3294. case PHYERR_TLV_TAG_RADAR_PULSE_SUMMARY:
  3295. if (i + sizeof(*tlv) + sizeof(*rr) > buf_len) {
  3296. ath10k_warn(ar, "too short radar pulse summary (%d)\n",
  3297. i);
  3298. return;
  3299. }
  3300. rr = (struct phyerr_radar_report *)tlv_buf;
  3301. ath10k_dfs_radar_report(ar, phyerr, rr, tsf);
  3302. break;
  3303. case PHYERR_TLV_TAG_SEARCH_FFT_REPORT:
  3304. if (i + sizeof(*tlv) + sizeof(*fftr) > buf_len) {
  3305. ath10k_warn(ar, "too short fft report (%d)\n",
  3306. i);
  3307. return;
  3308. }
  3309. fftr = (struct phyerr_fft_report *)tlv_buf;
  3310. res = ath10k_dfs_fft_report(ar, phyerr, fftr, tsf);
  3311. if (res)
  3312. return;
  3313. break;
  3314. }
  3315. i += sizeof(*tlv) + tlv_len;
  3316. }
  3317. }
  3318. void ath10k_wmi_event_spectral_scan(struct ath10k *ar,
  3319. struct wmi_phyerr_ev_arg *phyerr,
  3320. u64 tsf)
  3321. {
  3322. int buf_len, tlv_len, res, i = 0;
  3323. struct phyerr_tlv *tlv;
  3324. const void *tlv_buf;
  3325. const struct phyerr_fft_report *fftr;
  3326. size_t fftr_len;
  3327. buf_len = phyerr->buf_len;
  3328. while (i < buf_len) {
  3329. if (i + sizeof(*tlv) > buf_len) {
  3330. ath10k_warn(ar, "failed to parse phyerr tlv header at byte %d\n",
  3331. i);
  3332. return;
  3333. }
  3334. tlv = (struct phyerr_tlv *)&phyerr->buf[i];
  3335. tlv_len = __le16_to_cpu(tlv->len);
  3336. tlv_buf = &phyerr->buf[i + sizeof(*tlv)];
  3337. if (i + sizeof(*tlv) + tlv_len > buf_len) {
  3338. ath10k_warn(ar, "failed to parse phyerr tlv payload at byte %d\n",
  3339. i);
  3340. return;
  3341. }
  3342. switch (tlv->tag) {
  3343. case PHYERR_TLV_TAG_SEARCH_FFT_REPORT:
  3344. if (sizeof(*fftr) > tlv_len) {
  3345. ath10k_warn(ar, "failed to parse fft report at byte %d\n",
  3346. i);
  3347. return;
  3348. }
  3349. fftr_len = tlv_len - sizeof(*fftr);
  3350. fftr = tlv_buf;
  3351. res = ath10k_spectral_process_fft(ar, phyerr,
  3352. fftr, fftr_len,
  3353. tsf);
  3354. if (res < 0) {
  3355. ath10k_dbg(ar, ATH10K_DBG_WMI, "failed to process fft report: %d\n",
  3356. res);
  3357. return;
  3358. }
  3359. break;
  3360. }
  3361. i += sizeof(*tlv) + tlv_len;
  3362. }
  3363. }
  3364. static int ath10k_wmi_op_pull_phyerr_ev_hdr(struct ath10k *ar,
  3365. struct sk_buff *skb,
  3366. struct wmi_phyerr_hdr_arg *arg)
  3367. {
  3368. struct wmi_phyerr_event *ev = (void *)skb->data;
  3369. if (skb->len < sizeof(*ev))
  3370. return -EPROTO;
  3371. arg->num_phyerrs = __le32_to_cpu(ev->num_phyerrs);
  3372. arg->tsf_l32 = __le32_to_cpu(ev->tsf_l32);
  3373. arg->tsf_u32 = __le32_to_cpu(ev->tsf_u32);
  3374. arg->buf_len = skb->len - sizeof(*ev);
  3375. arg->phyerrs = ev->phyerrs;
  3376. return 0;
  3377. }
  3378. static int ath10k_wmi_10_4_op_pull_phyerr_ev_hdr(struct ath10k *ar,
  3379. struct sk_buff *skb,
  3380. struct wmi_phyerr_hdr_arg *arg)
  3381. {
  3382. struct wmi_10_4_phyerr_event *ev = (void *)skb->data;
  3383. if (skb->len < sizeof(*ev))
  3384. return -EPROTO;
  3385. /* 10.4 firmware always reports only one phyerr */
  3386. arg->num_phyerrs = 1;
  3387. arg->tsf_l32 = __le32_to_cpu(ev->tsf_l32);
  3388. arg->tsf_u32 = __le32_to_cpu(ev->tsf_u32);
  3389. arg->buf_len = skb->len;
  3390. arg->phyerrs = skb->data;
  3391. return 0;
  3392. }
  3393. int ath10k_wmi_op_pull_phyerr_ev(struct ath10k *ar,
  3394. const void *phyerr_buf,
  3395. int left_len,
  3396. struct wmi_phyerr_ev_arg *arg)
  3397. {
  3398. const struct wmi_phyerr *phyerr = phyerr_buf;
  3399. int i;
  3400. if (left_len < sizeof(*phyerr)) {
  3401. ath10k_warn(ar, "wrong phyerr event head len %d (need: >=%zd)\n",
  3402. left_len, sizeof(*phyerr));
  3403. return -EINVAL;
  3404. }
  3405. arg->tsf_timestamp = __le32_to_cpu(phyerr->tsf_timestamp);
  3406. arg->freq1 = __le16_to_cpu(phyerr->freq1);
  3407. arg->freq2 = __le16_to_cpu(phyerr->freq2);
  3408. arg->rssi_combined = phyerr->rssi_combined;
  3409. arg->chan_width_mhz = phyerr->chan_width_mhz;
  3410. arg->buf_len = __le32_to_cpu(phyerr->buf_len);
  3411. arg->buf = phyerr->buf;
  3412. arg->hdr_len = sizeof(*phyerr);
  3413. for (i = 0; i < 4; i++)
  3414. arg->nf_chains[i] = __le16_to_cpu(phyerr->nf_chains[i]);
  3415. switch (phyerr->phy_err_code) {
  3416. case PHY_ERROR_GEN_SPECTRAL_SCAN:
  3417. arg->phy_err_code = PHY_ERROR_SPECTRAL_SCAN;
  3418. break;
  3419. case PHY_ERROR_GEN_FALSE_RADAR_EXT:
  3420. arg->phy_err_code = PHY_ERROR_FALSE_RADAR_EXT;
  3421. break;
  3422. case PHY_ERROR_GEN_RADAR:
  3423. arg->phy_err_code = PHY_ERROR_RADAR;
  3424. break;
  3425. default:
  3426. arg->phy_err_code = PHY_ERROR_UNKNOWN;
  3427. break;
  3428. }
  3429. return 0;
  3430. }
  3431. static int ath10k_wmi_10_4_op_pull_phyerr_ev(struct ath10k *ar,
  3432. const void *phyerr_buf,
  3433. int left_len,
  3434. struct wmi_phyerr_ev_arg *arg)
  3435. {
  3436. const struct wmi_10_4_phyerr_event *phyerr = phyerr_buf;
  3437. u32 phy_err_mask;
  3438. int i;
  3439. if (left_len < sizeof(*phyerr)) {
  3440. ath10k_warn(ar, "wrong phyerr event head len %d (need: >=%zd)\n",
  3441. left_len, sizeof(*phyerr));
  3442. return -EINVAL;
  3443. }
  3444. arg->tsf_timestamp = __le32_to_cpu(phyerr->tsf_timestamp);
  3445. arg->freq1 = __le16_to_cpu(phyerr->freq1);
  3446. arg->freq2 = __le16_to_cpu(phyerr->freq2);
  3447. arg->rssi_combined = phyerr->rssi_combined;
  3448. arg->chan_width_mhz = phyerr->chan_width_mhz;
  3449. arg->buf_len = __le32_to_cpu(phyerr->buf_len);
  3450. arg->buf = phyerr->buf;
  3451. arg->hdr_len = sizeof(*phyerr);
  3452. for (i = 0; i < 4; i++)
  3453. arg->nf_chains[i] = __le16_to_cpu(phyerr->nf_chains[i]);
  3454. phy_err_mask = __le32_to_cpu(phyerr->phy_err_mask[0]);
  3455. if (phy_err_mask & PHY_ERROR_10_4_SPECTRAL_SCAN_MASK)
  3456. arg->phy_err_code = PHY_ERROR_SPECTRAL_SCAN;
  3457. else if (phy_err_mask & PHY_ERROR_10_4_RADAR_MASK)
  3458. arg->phy_err_code = PHY_ERROR_RADAR;
  3459. else
  3460. arg->phy_err_code = PHY_ERROR_UNKNOWN;
  3461. return 0;
  3462. }
  3463. void ath10k_wmi_event_phyerr(struct ath10k *ar, struct sk_buff *skb)
  3464. {
  3465. struct wmi_phyerr_hdr_arg hdr_arg = {};
  3466. struct wmi_phyerr_ev_arg phyerr_arg = {};
  3467. const void *phyerr;
  3468. u32 count, i, buf_len, phy_err_code;
  3469. u64 tsf;
  3470. int left_len, ret;
  3471. ATH10K_DFS_STAT_INC(ar, phy_errors);
  3472. ret = ath10k_wmi_pull_phyerr_hdr(ar, skb, &hdr_arg);
  3473. if (ret) {
  3474. ath10k_warn(ar, "failed to parse phyerr event hdr: %d\n", ret);
  3475. return;
  3476. }
  3477. /* Check number of included events */
  3478. count = hdr_arg.num_phyerrs;
  3479. left_len = hdr_arg.buf_len;
  3480. tsf = hdr_arg.tsf_u32;
  3481. tsf <<= 32;
  3482. tsf |= hdr_arg.tsf_l32;
  3483. ath10k_dbg(ar, ATH10K_DBG_WMI,
  3484. "wmi event phyerr count %d tsf64 0x%llX\n",
  3485. count, tsf);
  3486. phyerr = hdr_arg.phyerrs;
  3487. for (i = 0; i < count; i++) {
  3488. ret = ath10k_wmi_pull_phyerr(ar, phyerr, left_len, &phyerr_arg);
  3489. if (ret) {
  3490. ath10k_warn(ar, "failed to parse phyerr event (%d)\n",
  3491. i);
  3492. return;
  3493. }
  3494. left_len -= phyerr_arg.hdr_len;
  3495. buf_len = phyerr_arg.buf_len;
  3496. phy_err_code = phyerr_arg.phy_err_code;
  3497. if (left_len < buf_len) {
  3498. ath10k_warn(ar, "single event (%d) wrong buf len\n", i);
  3499. return;
  3500. }
  3501. left_len -= buf_len;
  3502. switch (phy_err_code) {
  3503. case PHY_ERROR_RADAR:
  3504. ath10k_wmi_event_dfs(ar, &phyerr_arg, tsf);
  3505. break;
  3506. case PHY_ERROR_SPECTRAL_SCAN:
  3507. ath10k_wmi_event_spectral_scan(ar, &phyerr_arg, tsf);
  3508. break;
  3509. case PHY_ERROR_FALSE_RADAR_EXT:
  3510. ath10k_wmi_event_dfs(ar, &phyerr_arg, tsf);
  3511. ath10k_wmi_event_spectral_scan(ar, &phyerr_arg, tsf);
  3512. break;
  3513. default:
  3514. break;
  3515. }
  3516. phyerr = phyerr + phyerr_arg.hdr_len + buf_len;
  3517. }
  3518. }
  3519. void ath10k_wmi_event_roam(struct ath10k *ar, struct sk_buff *skb)
  3520. {
  3521. struct wmi_roam_ev_arg arg = {};
  3522. int ret;
  3523. u32 vdev_id;
  3524. u32 reason;
  3525. s32 rssi;
  3526. ret = ath10k_wmi_pull_roam_ev(ar, skb, &arg);
  3527. if (ret) {
  3528. ath10k_warn(ar, "failed to parse roam event: %d\n", ret);
  3529. return;
  3530. }
  3531. vdev_id = __le32_to_cpu(arg.vdev_id);
  3532. reason = __le32_to_cpu(arg.reason);
  3533. rssi = __le32_to_cpu(arg.rssi);
  3534. rssi += WMI_SPECTRAL_NOISE_FLOOR_REF_DEFAULT;
  3535. ath10k_dbg(ar, ATH10K_DBG_WMI,
  3536. "wmi roam event vdev %u reason 0x%08x rssi %d\n",
  3537. vdev_id, reason, rssi);
  3538. if (reason >= WMI_ROAM_REASON_MAX)
  3539. ath10k_warn(ar, "ignoring unknown roam event reason %d on vdev %i\n",
  3540. reason, vdev_id);
  3541. switch (reason) {
  3542. case WMI_ROAM_REASON_BEACON_MISS:
  3543. ath10k_mac_handle_beacon_miss(ar, vdev_id);
  3544. break;
  3545. case WMI_ROAM_REASON_BETTER_AP:
  3546. case WMI_ROAM_REASON_LOW_RSSI:
  3547. case WMI_ROAM_REASON_SUITABLE_AP_FOUND:
  3548. case WMI_ROAM_REASON_HO_FAILED:
  3549. ath10k_warn(ar, "ignoring not implemented roam event reason %d on vdev %i\n",
  3550. reason, vdev_id);
  3551. break;
  3552. }
  3553. }
  3554. void ath10k_wmi_event_profile_match(struct ath10k *ar, struct sk_buff *skb)
  3555. {
  3556. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_PROFILE_MATCH\n");
  3557. }
  3558. void ath10k_wmi_event_debug_print(struct ath10k *ar, struct sk_buff *skb)
  3559. {
  3560. char buf[101], c;
  3561. int i;
  3562. for (i = 0; i < sizeof(buf) - 1; i++) {
  3563. if (i >= skb->len)
  3564. break;
  3565. c = skb->data[i];
  3566. if (c == '\0')
  3567. break;
  3568. if (isascii(c) && isprint(c))
  3569. buf[i] = c;
  3570. else
  3571. buf[i] = '.';
  3572. }
  3573. if (i == sizeof(buf) - 1)
  3574. ath10k_warn(ar, "wmi debug print truncated: %d\n", skb->len);
  3575. /* for some reason the debug prints end with \n, remove that */
  3576. if (skb->data[i - 1] == '\n')
  3577. i--;
  3578. /* the last byte is always reserved for the null character */
  3579. buf[i] = '\0';
  3580. ath10k_dbg(ar, ATH10K_DBG_WMI_PRINT, "wmi print '%s'\n", buf);
  3581. }
  3582. void ath10k_wmi_event_pdev_qvit(struct ath10k *ar, struct sk_buff *skb)
  3583. {
  3584. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_PDEV_QVIT_EVENTID\n");
  3585. }
  3586. void ath10k_wmi_event_wlan_profile_data(struct ath10k *ar, struct sk_buff *skb)
  3587. {
  3588. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_WLAN_PROFILE_DATA_EVENTID\n");
  3589. }
  3590. void ath10k_wmi_event_rtt_measurement_report(struct ath10k *ar,
  3591. struct sk_buff *skb)
  3592. {
  3593. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_RTT_MEASUREMENT_REPORT_EVENTID\n");
  3594. }
  3595. void ath10k_wmi_event_tsf_measurement_report(struct ath10k *ar,
  3596. struct sk_buff *skb)
  3597. {
  3598. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_TSF_MEASUREMENT_REPORT_EVENTID\n");
  3599. }
  3600. void ath10k_wmi_event_rtt_error_report(struct ath10k *ar, struct sk_buff *skb)
  3601. {
  3602. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_RTT_ERROR_REPORT_EVENTID\n");
  3603. }
  3604. void ath10k_wmi_event_wow_wakeup_host(struct ath10k *ar, struct sk_buff *skb)
  3605. {
  3606. struct wmi_wow_ev_arg ev = {};
  3607. int ret;
  3608. complete(&ar->wow.wakeup_completed);
  3609. ret = ath10k_wmi_pull_wow_event(ar, skb, &ev);
  3610. if (ret) {
  3611. ath10k_warn(ar, "failed to parse wow wakeup event: %d\n", ret);
  3612. return;
  3613. }
  3614. ath10k_dbg(ar, ATH10K_DBG_WMI, "wow wakeup host reason %s\n",
  3615. wow_reason(ev.wake_reason));
  3616. }
  3617. void ath10k_wmi_event_dcs_interference(struct ath10k *ar, struct sk_buff *skb)
  3618. {
  3619. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_DCS_INTERFERENCE_EVENTID\n");
  3620. }
  3621. static u8 ath10k_tpc_config_get_rate(struct ath10k *ar,
  3622. struct wmi_pdev_tpc_config_event *ev,
  3623. u32 rate_idx, u32 num_chains,
  3624. u32 rate_code, u8 type)
  3625. {
  3626. u8 tpc, num_streams, preamble, ch, stm_idx;
  3627. num_streams = ATH10K_HW_NSS(rate_code);
  3628. preamble = ATH10K_HW_PREAMBLE(rate_code);
  3629. ch = num_chains - 1;
  3630. tpc = min_t(u8, ev->rates_array[rate_idx], ev->max_reg_allow_pow[ch]);
  3631. if (__le32_to_cpu(ev->num_tx_chain) <= 1)
  3632. goto out;
  3633. if (preamble == WMI_RATE_PREAMBLE_CCK)
  3634. goto out;
  3635. stm_idx = num_streams - 1;
  3636. if (num_chains <= num_streams)
  3637. goto out;
  3638. switch (type) {
  3639. case WMI_TPC_TABLE_TYPE_STBC:
  3640. tpc = min_t(u8, tpc,
  3641. ev->max_reg_allow_pow_agstbc[ch - 1][stm_idx]);
  3642. break;
  3643. case WMI_TPC_TABLE_TYPE_TXBF:
  3644. tpc = min_t(u8, tpc,
  3645. ev->max_reg_allow_pow_agtxbf[ch - 1][stm_idx]);
  3646. break;
  3647. case WMI_TPC_TABLE_TYPE_CDD:
  3648. tpc = min_t(u8, tpc,
  3649. ev->max_reg_allow_pow_agcdd[ch - 1][stm_idx]);
  3650. break;
  3651. default:
  3652. ath10k_warn(ar, "unknown wmi tpc table type: %d\n", type);
  3653. tpc = 0;
  3654. break;
  3655. }
  3656. out:
  3657. return tpc;
  3658. }
  3659. static void ath10k_tpc_config_disp_tables(struct ath10k *ar,
  3660. struct wmi_pdev_tpc_config_event *ev,
  3661. struct ath10k_tpc_stats *tpc_stats,
  3662. u8 *rate_code, u16 *pream_table, u8 type)
  3663. {
  3664. u32 i, j, pream_idx, flags;
  3665. u8 tpc[WMI_TPC_TX_N_CHAIN];
  3666. char tpc_value[WMI_TPC_TX_N_CHAIN * WMI_TPC_BUF_SIZE];
  3667. char buff[WMI_TPC_BUF_SIZE];
  3668. flags = __le32_to_cpu(ev->flags);
  3669. switch (type) {
  3670. case WMI_TPC_TABLE_TYPE_CDD:
  3671. if (!(flags & WMI_TPC_CONFIG_EVENT_FLAG_TABLE_CDD)) {
  3672. ath10k_dbg(ar, ATH10K_DBG_WMI, "CDD not supported\n");
  3673. tpc_stats->flag[type] = ATH10K_TPC_TABLE_TYPE_FLAG;
  3674. return;
  3675. }
  3676. break;
  3677. case WMI_TPC_TABLE_TYPE_STBC:
  3678. if (!(flags & WMI_TPC_CONFIG_EVENT_FLAG_TABLE_STBC)) {
  3679. ath10k_dbg(ar, ATH10K_DBG_WMI, "STBC not supported\n");
  3680. tpc_stats->flag[type] = ATH10K_TPC_TABLE_TYPE_FLAG;
  3681. return;
  3682. }
  3683. break;
  3684. case WMI_TPC_TABLE_TYPE_TXBF:
  3685. if (!(flags & WMI_TPC_CONFIG_EVENT_FLAG_TABLE_TXBF)) {
  3686. ath10k_dbg(ar, ATH10K_DBG_WMI, "TXBF not supported\n");
  3687. tpc_stats->flag[type] = ATH10K_TPC_TABLE_TYPE_FLAG;
  3688. return;
  3689. }
  3690. break;
  3691. default:
  3692. ath10k_dbg(ar, ATH10K_DBG_WMI,
  3693. "invalid table type in wmi tpc event: %d\n", type);
  3694. return;
  3695. }
  3696. pream_idx = 0;
  3697. for (i = 0; i < __le32_to_cpu(ev->rate_max); i++) {
  3698. memset(tpc_value, 0, sizeof(tpc_value));
  3699. memset(buff, 0, sizeof(buff));
  3700. if (i == pream_table[pream_idx])
  3701. pream_idx++;
  3702. for (j = 0; j < WMI_TPC_TX_N_CHAIN; j++) {
  3703. if (j >= __le32_to_cpu(ev->num_tx_chain))
  3704. break;
  3705. tpc[j] = ath10k_tpc_config_get_rate(ar, ev, i, j + 1,
  3706. rate_code[i],
  3707. type);
  3708. snprintf(buff, sizeof(buff), "%8d ", tpc[j]);
  3709. strncat(tpc_value, buff, strlen(buff));
  3710. }
  3711. tpc_stats->tpc_table[type].pream_idx[i] = pream_idx;
  3712. tpc_stats->tpc_table[type].rate_code[i] = rate_code[i];
  3713. memcpy(tpc_stats->tpc_table[type].tpc_value[i],
  3714. tpc_value, sizeof(tpc_value));
  3715. }
  3716. }
  3717. void ath10k_wmi_event_pdev_tpc_config(struct ath10k *ar, struct sk_buff *skb)
  3718. {
  3719. u32 i, j, pream_idx, num_tx_chain;
  3720. u8 rate_code[WMI_TPC_RATE_MAX], rate_idx;
  3721. u16 pream_table[WMI_TPC_PREAM_TABLE_MAX];
  3722. struct wmi_pdev_tpc_config_event *ev;
  3723. struct ath10k_tpc_stats *tpc_stats;
  3724. ev = (struct wmi_pdev_tpc_config_event *)skb->data;
  3725. tpc_stats = kzalloc(sizeof(*tpc_stats), GFP_ATOMIC);
  3726. if (!tpc_stats)
  3727. return;
  3728. /* Create the rate code table based on the chains supported */
  3729. rate_idx = 0;
  3730. pream_idx = 0;
  3731. /* Fill CCK rate code */
  3732. for (i = 0; i < 4; i++) {
  3733. rate_code[rate_idx] =
  3734. ATH10K_HW_RATECODE(i, 0, WMI_RATE_PREAMBLE_CCK);
  3735. rate_idx++;
  3736. }
  3737. pream_table[pream_idx] = rate_idx;
  3738. pream_idx++;
  3739. /* Fill OFDM rate code */
  3740. for (i = 0; i < 8; i++) {
  3741. rate_code[rate_idx] =
  3742. ATH10K_HW_RATECODE(i, 0, WMI_RATE_PREAMBLE_OFDM);
  3743. rate_idx++;
  3744. }
  3745. pream_table[pream_idx] = rate_idx;
  3746. pream_idx++;
  3747. num_tx_chain = __le32_to_cpu(ev->num_tx_chain);
  3748. /* Fill HT20 rate code */
  3749. for (i = 0; i < num_tx_chain; i++) {
  3750. for (j = 0; j < 8; j++) {
  3751. rate_code[rate_idx] =
  3752. ATH10K_HW_RATECODE(j, i, WMI_RATE_PREAMBLE_HT);
  3753. rate_idx++;
  3754. }
  3755. }
  3756. pream_table[pream_idx] = rate_idx;
  3757. pream_idx++;
  3758. /* Fill HT40 rate code */
  3759. for (i = 0; i < num_tx_chain; i++) {
  3760. for (j = 0; j < 8; j++) {
  3761. rate_code[rate_idx] =
  3762. ATH10K_HW_RATECODE(j, i, WMI_RATE_PREAMBLE_HT);
  3763. rate_idx++;
  3764. }
  3765. }
  3766. pream_table[pream_idx] = rate_idx;
  3767. pream_idx++;
  3768. /* Fill VHT20 rate code */
  3769. for (i = 0; i < __le32_to_cpu(ev->num_tx_chain); i++) {
  3770. for (j = 0; j < 10; j++) {
  3771. rate_code[rate_idx] =
  3772. ATH10K_HW_RATECODE(j, i, WMI_RATE_PREAMBLE_VHT);
  3773. rate_idx++;
  3774. }
  3775. }
  3776. pream_table[pream_idx] = rate_idx;
  3777. pream_idx++;
  3778. /* Fill VHT40 rate code */
  3779. for (i = 0; i < num_tx_chain; i++) {
  3780. for (j = 0; j < 10; j++) {
  3781. rate_code[rate_idx] =
  3782. ATH10K_HW_RATECODE(j, i, WMI_RATE_PREAMBLE_VHT);
  3783. rate_idx++;
  3784. }
  3785. }
  3786. pream_table[pream_idx] = rate_idx;
  3787. pream_idx++;
  3788. /* Fill VHT80 rate code */
  3789. for (i = 0; i < num_tx_chain; i++) {
  3790. for (j = 0; j < 10; j++) {
  3791. rate_code[rate_idx] =
  3792. ATH10K_HW_RATECODE(j, i, WMI_RATE_PREAMBLE_VHT);
  3793. rate_idx++;
  3794. }
  3795. }
  3796. pream_table[pream_idx] = rate_idx;
  3797. pream_idx++;
  3798. rate_code[rate_idx++] =
  3799. ATH10K_HW_RATECODE(0, 0, WMI_RATE_PREAMBLE_CCK);
  3800. rate_code[rate_idx++] =
  3801. ATH10K_HW_RATECODE(0, 0, WMI_RATE_PREAMBLE_OFDM);
  3802. rate_code[rate_idx++] =
  3803. ATH10K_HW_RATECODE(0, 0, WMI_RATE_PREAMBLE_CCK);
  3804. rate_code[rate_idx++] =
  3805. ATH10K_HW_RATECODE(0, 0, WMI_RATE_PREAMBLE_OFDM);
  3806. rate_code[rate_idx++] =
  3807. ATH10K_HW_RATECODE(0, 0, WMI_RATE_PREAMBLE_OFDM);
  3808. pream_table[pream_idx] = ATH10K_TPC_PREAM_TABLE_END;
  3809. tpc_stats->chan_freq = __le32_to_cpu(ev->chan_freq);
  3810. tpc_stats->phy_mode = __le32_to_cpu(ev->phy_mode);
  3811. tpc_stats->ctl = __le32_to_cpu(ev->ctl);
  3812. tpc_stats->reg_domain = __le32_to_cpu(ev->reg_domain);
  3813. tpc_stats->twice_antenna_gain = a_sle32_to_cpu(ev->twice_antenna_gain);
  3814. tpc_stats->twice_antenna_reduction =
  3815. __le32_to_cpu(ev->twice_antenna_reduction);
  3816. tpc_stats->power_limit = __le32_to_cpu(ev->power_limit);
  3817. tpc_stats->twice_max_rd_power = __le32_to_cpu(ev->twice_max_rd_power);
  3818. tpc_stats->num_tx_chain = __le32_to_cpu(ev->num_tx_chain);
  3819. tpc_stats->rate_max = __le32_to_cpu(ev->rate_max);
  3820. ath10k_tpc_config_disp_tables(ar, ev, tpc_stats,
  3821. rate_code, pream_table,
  3822. WMI_TPC_TABLE_TYPE_CDD);
  3823. ath10k_tpc_config_disp_tables(ar, ev, tpc_stats,
  3824. rate_code, pream_table,
  3825. WMI_TPC_TABLE_TYPE_STBC);
  3826. ath10k_tpc_config_disp_tables(ar, ev, tpc_stats,
  3827. rate_code, pream_table,
  3828. WMI_TPC_TABLE_TYPE_TXBF);
  3829. ath10k_debug_tpc_stats_process(ar, tpc_stats);
  3830. ath10k_dbg(ar, ATH10K_DBG_WMI,
  3831. "wmi event tpc config channel %d mode %d ctl %d regd %d gain %d %d limit %d max_power %d tx_chanins %d rates %d\n",
  3832. __le32_to_cpu(ev->chan_freq),
  3833. __le32_to_cpu(ev->phy_mode),
  3834. __le32_to_cpu(ev->ctl),
  3835. __le32_to_cpu(ev->reg_domain),
  3836. a_sle32_to_cpu(ev->twice_antenna_gain),
  3837. __le32_to_cpu(ev->twice_antenna_reduction),
  3838. __le32_to_cpu(ev->power_limit),
  3839. __le32_to_cpu(ev->twice_max_rd_power) / 2,
  3840. __le32_to_cpu(ev->num_tx_chain),
  3841. __le32_to_cpu(ev->rate_max));
  3842. }
  3843. void ath10k_wmi_event_pdev_ftm_intg(struct ath10k *ar, struct sk_buff *skb)
  3844. {
  3845. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_PDEV_FTM_INTG_EVENTID\n");
  3846. }
  3847. void ath10k_wmi_event_gtk_offload_status(struct ath10k *ar, struct sk_buff *skb)
  3848. {
  3849. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_GTK_OFFLOAD_STATUS_EVENTID\n");
  3850. }
  3851. void ath10k_wmi_event_gtk_rekey_fail(struct ath10k *ar, struct sk_buff *skb)
  3852. {
  3853. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_GTK_REKEY_FAIL_EVENTID\n");
  3854. }
  3855. void ath10k_wmi_event_delba_complete(struct ath10k *ar, struct sk_buff *skb)
  3856. {
  3857. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_TX_DELBA_COMPLETE_EVENTID\n");
  3858. }
  3859. void ath10k_wmi_event_addba_complete(struct ath10k *ar, struct sk_buff *skb)
  3860. {
  3861. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_TX_ADDBA_COMPLETE_EVENTID\n");
  3862. }
  3863. void ath10k_wmi_event_vdev_install_key_complete(struct ath10k *ar,
  3864. struct sk_buff *skb)
  3865. {
  3866. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_VDEV_INSTALL_KEY_COMPLETE_EVENTID\n");
  3867. }
  3868. void ath10k_wmi_event_inst_rssi_stats(struct ath10k *ar, struct sk_buff *skb)
  3869. {
  3870. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_INST_RSSI_STATS_EVENTID\n");
  3871. }
  3872. void ath10k_wmi_event_vdev_standby_req(struct ath10k *ar, struct sk_buff *skb)
  3873. {
  3874. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_VDEV_STANDBY_REQ_EVENTID\n");
  3875. }
  3876. void ath10k_wmi_event_vdev_resume_req(struct ath10k *ar, struct sk_buff *skb)
  3877. {
  3878. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_VDEV_RESUME_REQ_EVENTID\n");
  3879. }
  3880. static int ath10k_wmi_alloc_chunk(struct ath10k *ar, u32 req_id,
  3881. u32 num_units, u32 unit_len)
  3882. {
  3883. dma_addr_t paddr;
  3884. u32 pool_size = 0;
  3885. int idx = ar->wmi.num_mem_chunks;
  3886. void *vaddr = NULL;
  3887. if (ar->wmi.num_mem_chunks == ARRAY_SIZE(ar->wmi.mem_chunks))
  3888. return -ENOMEM;
  3889. while (!vaddr && num_units) {
  3890. pool_size = num_units * round_up(unit_len, 4);
  3891. if (!pool_size)
  3892. return -EINVAL;
  3893. vaddr = kzalloc(pool_size, GFP_KERNEL | __GFP_NOWARN);
  3894. if (!vaddr)
  3895. num_units /= 2;
  3896. }
  3897. if (!num_units)
  3898. return -ENOMEM;
  3899. paddr = dma_map_single(ar->dev, vaddr, pool_size, DMA_TO_DEVICE);
  3900. if (dma_mapping_error(ar->dev, paddr)) {
  3901. kfree(vaddr);
  3902. return -ENOMEM;
  3903. }
  3904. ar->wmi.mem_chunks[idx].vaddr = vaddr;
  3905. ar->wmi.mem_chunks[idx].paddr = paddr;
  3906. ar->wmi.mem_chunks[idx].len = pool_size;
  3907. ar->wmi.mem_chunks[idx].req_id = req_id;
  3908. ar->wmi.num_mem_chunks++;
  3909. return num_units;
  3910. }
  3911. static int ath10k_wmi_alloc_host_mem(struct ath10k *ar, u32 req_id,
  3912. u32 num_units, u32 unit_len)
  3913. {
  3914. int ret;
  3915. while (num_units) {
  3916. ret = ath10k_wmi_alloc_chunk(ar, req_id, num_units, unit_len);
  3917. if (ret < 0)
  3918. return ret;
  3919. num_units -= ret;
  3920. }
  3921. return 0;
  3922. }
  3923. static bool
  3924. ath10k_wmi_is_host_mem_allocated(struct ath10k *ar,
  3925. const struct wlan_host_mem_req **mem_reqs,
  3926. u32 num_mem_reqs)
  3927. {
  3928. u32 req_id, num_units, unit_size, num_unit_info;
  3929. u32 pool_size;
  3930. int i, j;
  3931. bool found;
  3932. if (ar->wmi.num_mem_chunks != num_mem_reqs)
  3933. return false;
  3934. for (i = 0; i < num_mem_reqs; ++i) {
  3935. req_id = __le32_to_cpu(mem_reqs[i]->req_id);
  3936. num_units = __le32_to_cpu(mem_reqs[i]->num_units);
  3937. unit_size = __le32_to_cpu(mem_reqs[i]->unit_size);
  3938. num_unit_info = __le32_to_cpu(mem_reqs[i]->num_unit_info);
  3939. if (num_unit_info & NUM_UNITS_IS_NUM_ACTIVE_PEERS) {
  3940. if (ar->num_active_peers)
  3941. num_units = ar->num_active_peers + 1;
  3942. else
  3943. num_units = ar->max_num_peers + 1;
  3944. } else if (num_unit_info & NUM_UNITS_IS_NUM_PEERS) {
  3945. num_units = ar->max_num_peers + 1;
  3946. } else if (num_unit_info & NUM_UNITS_IS_NUM_VDEVS) {
  3947. num_units = ar->max_num_vdevs + 1;
  3948. }
  3949. found = false;
  3950. for (j = 0; j < ar->wmi.num_mem_chunks; j++) {
  3951. if (ar->wmi.mem_chunks[j].req_id == req_id) {
  3952. pool_size = num_units * round_up(unit_size, 4);
  3953. if (ar->wmi.mem_chunks[j].len == pool_size) {
  3954. found = true;
  3955. break;
  3956. }
  3957. }
  3958. }
  3959. if (!found)
  3960. return false;
  3961. }
  3962. return true;
  3963. }
  3964. static int
  3965. ath10k_wmi_main_op_pull_svc_rdy_ev(struct ath10k *ar, struct sk_buff *skb,
  3966. struct wmi_svc_rdy_ev_arg *arg)
  3967. {
  3968. struct wmi_service_ready_event *ev;
  3969. size_t i, n;
  3970. if (skb->len < sizeof(*ev))
  3971. return -EPROTO;
  3972. ev = (void *)skb->data;
  3973. skb_pull(skb, sizeof(*ev));
  3974. arg->min_tx_power = ev->hw_min_tx_power;
  3975. arg->max_tx_power = ev->hw_max_tx_power;
  3976. arg->ht_cap = ev->ht_cap_info;
  3977. arg->vht_cap = ev->vht_cap_info;
  3978. arg->sw_ver0 = ev->sw_version;
  3979. arg->sw_ver1 = ev->sw_version_1;
  3980. arg->phy_capab = ev->phy_capability;
  3981. arg->num_rf_chains = ev->num_rf_chains;
  3982. arg->eeprom_rd = ev->hal_reg_capabilities.eeprom_rd;
  3983. arg->num_mem_reqs = ev->num_mem_reqs;
  3984. arg->service_map = ev->wmi_service_bitmap;
  3985. arg->service_map_len = sizeof(ev->wmi_service_bitmap);
  3986. n = min_t(size_t, __le32_to_cpu(arg->num_mem_reqs),
  3987. ARRAY_SIZE(arg->mem_reqs));
  3988. for (i = 0; i < n; i++)
  3989. arg->mem_reqs[i] = &ev->mem_reqs[i];
  3990. if (skb->len <
  3991. __le32_to_cpu(arg->num_mem_reqs) * sizeof(arg->mem_reqs[0]))
  3992. return -EPROTO;
  3993. return 0;
  3994. }
  3995. static int
  3996. ath10k_wmi_10x_op_pull_svc_rdy_ev(struct ath10k *ar, struct sk_buff *skb,
  3997. struct wmi_svc_rdy_ev_arg *arg)
  3998. {
  3999. struct wmi_10x_service_ready_event *ev;
  4000. int i, n;
  4001. if (skb->len < sizeof(*ev))
  4002. return -EPROTO;
  4003. ev = (void *)skb->data;
  4004. skb_pull(skb, sizeof(*ev));
  4005. arg->min_tx_power = ev->hw_min_tx_power;
  4006. arg->max_tx_power = ev->hw_max_tx_power;
  4007. arg->ht_cap = ev->ht_cap_info;
  4008. arg->vht_cap = ev->vht_cap_info;
  4009. arg->sw_ver0 = ev->sw_version;
  4010. arg->phy_capab = ev->phy_capability;
  4011. arg->num_rf_chains = ev->num_rf_chains;
  4012. arg->eeprom_rd = ev->hal_reg_capabilities.eeprom_rd;
  4013. arg->num_mem_reqs = ev->num_mem_reqs;
  4014. arg->service_map = ev->wmi_service_bitmap;
  4015. arg->service_map_len = sizeof(ev->wmi_service_bitmap);
  4016. n = min_t(size_t, __le32_to_cpu(arg->num_mem_reqs),
  4017. ARRAY_SIZE(arg->mem_reqs));
  4018. for (i = 0; i < n; i++)
  4019. arg->mem_reqs[i] = &ev->mem_reqs[i];
  4020. if (skb->len <
  4021. __le32_to_cpu(arg->num_mem_reqs) * sizeof(arg->mem_reqs[0]))
  4022. return -EPROTO;
  4023. return 0;
  4024. }
  4025. static void ath10k_wmi_event_service_ready_work(struct work_struct *work)
  4026. {
  4027. struct ath10k *ar = container_of(work, struct ath10k, svc_rdy_work);
  4028. struct sk_buff *skb = ar->svc_rdy_skb;
  4029. struct wmi_svc_rdy_ev_arg arg = {};
  4030. u32 num_units, req_id, unit_size, num_mem_reqs, num_unit_info, i;
  4031. int ret;
  4032. bool allocated;
  4033. if (!skb) {
  4034. ath10k_warn(ar, "invalid service ready event skb\n");
  4035. return;
  4036. }
  4037. ret = ath10k_wmi_pull_svc_rdy(ar, skb, &arg);
  4038. if (ret) {
  4039. ath10k_warn(ar, "failed to parse service ready: %d\n", ret);
  4040. return;
  4041. }
  4042. memset(&ar->wmi.svc_map, 0, sizeof(ar->wmi.svc_map));
  4043. ath10k_wmi_map_svc(ar, arg.service_map, ar->wmi.svc_map,
  4044. arg.service_map_len);
  4045. ar->hw_min_tx_power = __le32_to_cpu(arg.min_tx_power);
  4046. ar->hw_max_tx_power = __le32_to_cpu(arg.max_tx_power);
  4047. ar->ht_cap_info = __le32_to_cpu(arg.ht_cap);
  4048. ar->vht_cap_info = __le32_to_cpu(arg.vht_cap);
  4049. ar->fw_version_major =
  4050. (__le32_to_cpu(arg.sw_ver0) & 0xff000000) >> 24;
  4051. ar->fw_version_minor = (__le32_to_cpu(arg.sw_ver0) & 0x00ffffff);
  4052. ar->fw_version_release =
  4053. (__le32_to_cpu(arg.sw_ver1) & 0xffff0000) >> 16;
  4054. ar->fw_version_build = (__le32_to_cpu(arg.sw_ver1) & 0x0000ffff);
  4055. ar->phy_capability = __le32_to_cpu(arg.phy_capab);
  4056. ar->num_rf_chains = __le32_to_cpu(arg.num_rf_chains);
  4057. ar->ath_common.regulatory.current_rd = __le32_to_cpu(arg.eeprom_rd);
  4058. ath10k_dbg_dump(ar, ATH10K_DBG_WMI, NULL, "wmi svc: ",
  4059. arg.service_map, arg.service_map_len);
  4060. /* only manually set fw features when not using FW IE format */
  4061. if (ar->fw_api == 1 && ar->fw_version_build > 636)
  4062. set_bit(ATH10K_FW_FEATURE_EXT_WMI_MGMT_RX, ar->fw_features);
  4063. if (ar->num_rf_chains > ar->max_spatial_stream) {
  4064. ath10k_warn(ar, "hardware advertises support for more spatial streams than it should (%d > %d)\n",
  4065. ar->num_rf_chains, ar->max_spatial_stream);
  4066. ar->num_rf_chains = ar->max_spatial_stream;
  4067. }
  4068. if (!ar->cfg_tx_chainmask) {
  4069. ar->cfg_tx_chainmask = (1 << ar->num_rf_chains) - 1;
  4070. ar->cfg_rx_chainmask = (1 << ar->num_rf_chains) - 1;
  4071. }
  4072. if (strlen(ar->hw->wiphy->fw_version) == 0) {
  4073. snprintf(ar->hw->wiphy->fw_version,
  4074. sizeof(ar->hw->wiphy->fw_version),
  4075. "%u.%u.%u.%u",
  4076. ar->fw_version_major,
  4077. ar->fw_version_minor,
  4078. ar->fw_version_release,
  4079. ar->fw_version_build);
  4080. }
  4081. num_mem_reqs = __le32_to_cpu(arg.num_mem_reqs);
  4082. if (num_mem_reqs > WMI_MAX_MEM_REQS) {
  4083. ath10k_warn(ar, "requested memory chunks number (%d) exceeds the limit\n",
  4084. num_mem_reqs);
  4085. return;
  4086. }
  4087. if (test_bit(WMI_SERVICE_PEER_CACHING, ar->wmi.svc_map)) {
  4088. if (test_bit(ATH10K_FW_FEATURE_PEER_FLOW_CONTROL,
  4089. ar->fw_features))
  4090. ar->num_active_peers = TARGET_10_4_QCACHE_ACTIVE_PEERS_PFC +
  4091. ar->max_num_vdevs;
  4092. else
  4093. ar->num_active_peers = TARGET_10_4_QCACHE_ACTIVE_PEERS +
  4094. ar->max_num_vdevs;
  4095. ar->max_num_peers = TARGET_10_4_NUM_QCACHE_PEERS_MAX +
  4096. ar->max_num_vdevs;
  4097. ar->num_tids = ar->num_active_peers * 2;
  4098. ar->max_num_stations = TARGET_10_4_NUM_QCACHE_PEERS_MAX;
  4099. }
  4100. /* TODO: Adjust max peer count for cases like WMI_SERVICE_RATECTRL_CACHE
  4101. * and WMI_SERVICE_IRAM_TIDS, etc.
  4102. */
  4103. allocated = ath10k_wmi_is_host_mem_allocated(ar, arg.mem_reqs,
  4104. num_mem_reqs);
  4105. if (allocated)
  4106. goto skip_mem_alloc;
  4107. /* Either this event is received during boot time or there is a change
  4108. * in memory requirement from firmware when compared to last request.
  4109. * Free any old memory and do a fresh allocation based on the current
  4110. * memory requirement.
  4111. */
  4112. ath10k_wmi_free_host_mem(ar);
  4113. for (i = 0; i < num_mem_reqs; ++i) {
  4114. req_id = __le32_to_cpu(arg.mem_reqs[i]->req_id);
  4115. num_units = __le32_to_cpu(arg.mem_reqs[i]->num_units);
  4116. unit_size = __le32_to_cpu(arg.mem_reqs[i]->unit_size);
  4117. num_unit_info = __le32_to_cpu(arg.mem_reqs[i]->num_unit_info);
  4118. if (num_unit_info & NUM_UNITS_IS_NUM_ACTIVE_PEERS) {
  4119. if (ar->num_active_peers)
  4120. num_units = ar->num_active_peers + 1;
  4121. else
  4122. num_units = ar->max_num_peers + 1;
  4123. } else if (num_unit_info & NUM_UNITS_IS_NUM_PEERS) {
  4124. /* number of units to allocate is number of
  4125. * peers, 1 extra for self peer on target */
  4126. /* this needs to be tied, host and target
  4127. * can get out of sync */
  4128. num_units = ar->max_num_peers + 1;
  4129. } else if (num_unit_info & NUM_UNITS_IS_NUM_VDEVS) {
  4130. num_units = ar->max_num_vdevs + 1;
  4131. }
  4132. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4133. "wmi mem_req_id %d num_units %d num_unit_info %d unit size %d actual units %d\n",
  4134. req_id,
  4135. __le32_to_cpu(arg.mem_reqs[i]->num_units),
  4136. num_unit_info,
  4137. unit_size,
  4138. num_units);
  4139. ret = ath10k_wmi_alloc_host_mem(ar, req_id, num_units,
  4140. unit_size);
  4141. if (ret)
  4142. return;
  4143. }
  4144. skip_mem_alloc:
  4145. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4146. "wmi event service ready min_tx_power 0x%08x max_tx_power 0x%08x ht_cap 0x%08x vht_cap 0x%08x sw_ver0 0x%08x sw_ver1 0x%08x fw_build 0x%08x phy_capab 0x%08x num_rf_chains 0x%08x eeprom_rd 0x%08x num_mem_reqs 0x%08x\n",
  4147. __le32_to_cpu(arg.min_tx_power),
  4148. __le32_to_cpu(arg.max_tx_power),
  4149. __le32_to_cpu(arg.ht_cap),
  4150. __le32_to_cpu(arg.vht_cap),
  4151. __le32_to_cpu(arg.sw_ver0),
  4152. __le32_to_cpu(arg.sw_ver1),
  4153. __le32_to_cpu(arg.fw_build),
  4154. __le32_to_cpu(arg.phy_capab),
  4155. __le32_to_cpu(arg.num_rf_chains),
  4156. __le32_to_cpu(arg.eeprom_rd),
  4157. __le32_to_cpu(arg.num_mem_reqs));
  4158. dev_kfree_skb(skb);
  4159. ar->svc_rdy_skb = NULL;
  4160. complete(&ar->wmi.service_ready);
  4161. }
  4162. void ath10k_wmi_event_service_ready(struct ath10k *ar, struct sk_buff *skb)
  4163. {
  4164. ar->svc_rdy_skb = skb;
  4165. queue_work(ar->workqueue_aux, &ar->svc_rdy_work);
  4166. }
  4167. static int ath10k_wmi_op_pull_rdy_ev(struct ath10k *ar, struct sk_buff *skb,
  4168. struct wmi_rdy_ev_arg *arg)
  4169. {
  4170. struct wmi_ready_event *ev = (void *)skb->data;
  4171. if (skb->len < sizeof(*ev))
  4172. return -EPROTO;
  4173. skb_pull(skb, sizeof(*ev));
  4174. arg->sw_version = ev->sw_version;
  4175. arg->abi_version = ev->abi_version;
  4176. arg->status = ev->status;
  4177. arg->mac_addr = ev->mac_addr.addr;
  4178. return 0;
  4179. }
  4180. static int ath10k_wmi_op_pull_roam_ev(struct ath10k *ar, struct sk_buff *skb,
  4181. struct wmi_roam_ev_arg *arg)
  4182. {
  4183. struct wmi_roam_ev *ev = (void *)skb->data;
  4184. if (skb->len < sizeof(*ev))
  4185. return -EPROTO;
  4186. skb_pull(skb, sizeof(*ev));
  4187. arg->vdev_id = ev->vdev_id;
  4188. arg->reason = ev->reason;
  4189. return 0;
  4190. }
  4191. int ath10k_wmi_event_ready(struct ath10k *ar, struct sk_buff *skb)
  4192. {
  4193. struct wmi_rdy_ev_arg arg = {};
  4194. int ret;
  4195. ret = ath10k_wmi_pull_rdy(ar, skb, &arg);
  4196. if (ret) {
  4197. ath10k_warn(ar, "failed to parse ready event: %d\n", ret);
  4198. return ret;
  4199. }
  4200. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4201. "wmi event ready sw_version %u abi_version %u mac_addr %pM status %d\n",
  4202. __le32_to_cpu(arg.sw_version),
  4203. __le32_to_cpu(arg.abi_version),
  4204. arg.mac_addr,
  4205. __le32_to_cpu(arg.status));
  4206. ether_addr_copy(ar->mac_addr, arg.mac_addr);
  4207. complete(&ar->wmi.unified_ready);
  4208. return 0;
  4209. }
  4210. static int ath10k_wmi_event_temperature(struct ath10k *ar, struct sk_buff *skb)
  4211. {
  4212. const struct wmi_pdev_temperature_event *ev;
  4213. ev = (struct wmi_pdev_temperature_event *)skb->data;
  4214. if (WARN_ON(skb->len < sizeof(*ev)))
  4215. return -EPROTO;
  4216. ath10k_thermal_event_temperature(ar, __le32_to_cpu(ev->temperature));
  4217. return 0;
  4218. }
  4219. static void ath10k_wmi_op_rx(struct ath10k *ar, struct sk_buff *skb)
  4220. {
  4221. struct wmi_cmd_hdr *cmd_hdr;
  4222. enum wmi_event_id id;
  4223. cmd_hdr = (struct wmi_cmd_hdr *)skb->data;
  4224. id = MS(__le32_to_cpu(cmd_hdr->cmd_id), WMI_CMD_HDR_CMD_ID);
  4225. if (skb_pull(skb, sizeof(struct wmi_cmd_hdr)) == NULL)
  4226. goto out;
  4227. trace_ath10k_wmi_event(ar, id, skb->data, skb->len);
  4228. switch (id) {
  4229. case WMI_MGMT_RX_EVENTID:
  4230. ath10k_wmi_event_mgmt_rx(ar, skb);
  4231. /* mgmt_rx() owns the skb now! */
  4232. return;
  4233. case WMI_SCAN_EVENTID:
  4234. ath10k_wmi_event_scan(ar, skb);
  4235. break;
  4236. case WMI_CHAN_INFO_EVENTID:
  4237. ath10k_wmi_event_chan_info(ar, skb);
  4238. break;
  4239. case WMI_ECHO_EVENTID:
  4240. ath10k_wmi_event_echo(ar, skb);
  4241. break;
  4242. case WMI_DEBUG_MESG_EVENTID:
  4243. ath10k_wmi_event_debug_mesg(ar, skb);
  4244. break;
  4245. case WMI_UPDATE_STATS_EVENTID:
  4246. ath10k_wmi_event_update_stats(ar, skb);
  4247. break;
  4248. case WMI_VDEV_START_RESP_EVENTID:
  4249. ath10k_wmi_event_vdev_start_resp(ar, skb);
  4250. break;
  4251. case WMI_VDEV_STOPPED_EVENTID:
  4252. ath10k_wmi_event_vdev_stopped(ar, skb);
  4253. break;
  4254. case WMI_PEER_STA_KICKOUT_EVENTID:
  4255. ath10k_wmi_event_peer_sta_kickout(ar, skb);
  4256. break;
  4257. case WMI_HOST_SWBA_EVENTID:
  4258. ath10k_wmi_event_host_swba(ar, skb);
  4259. break;
  4260. case WMI_TBTTOFFSET_UPDATE_EVENTID:
  4261. ath10k_wmi_event_tbttoffset_update(ar, skb);
  4262. break;
  4263. case WMI_PHYERR_EVENTID:
  4264. ath10k_wmi_event_phyerr(ar, skb);
  4265. break;
  4266. case WMI_ROAM_EVENTID:
  4267. ath10k_wmi_event_roam(ar, skb);
  4268. break;
  4269. case WMI_PROFILE_MATCH:
  4270. ath10k_wmi_event_profile_match(ar, skb);
  4271. break;
  4272. case WMI_DEBUG_PRINT_EVENTID:
  4273. ath10k_wmi_event_debug_print(ar, skb);
  4274. break;
  4275. case WMI_PDEV_QVIT_EVENTID:
  4276. ath10k_wmi_event_pdev_qvit(ar, skb);
  4277. break;
  4278. case WMI_WLAN_PROFILE_DATA_EVENTID:
  4279. ath10k_wmi_event_wlan_profile_data(ar, skb);
  4280. break;
  4281. case WMI_RTT_MEASUREMENT_REPORT_EVENTID:
  4282. ath10k_wmi_event_rtt_measurement_report(ar, skb);
  4283. break;
  4284. case WMI_TSF_MEASUREMENT_REPORT_EVENTID:
  4285. ath10k_wmi_event_tsf_measurement_report(ar, skb);
  4286. break;
  4287. case WMI_RTT_ERROR_REPORT_EVENTID:
  4288. ath10k_wmi_event_rtt_error_report(ar, skb);
  4289. break;
  4290. case WMI_WOW_WAKEUP_HOST_EVENTID:
  4291. ath10k_wmi_event_wow_wakeup_host(ar, skb);
  4292. break;
  4293. case WMI_DCS_INTERFERENCE_EVENTID:
  4294. ath10k_wmi_event_dcs_interference(ar, skb);
  4295. break;
  4296. case WMI_PDEV_TPC_CONFIG_EVENTID:
  4297. ath10k_wmi_event_pdev_tpc_config(ar, skb);
  4298. break;
  4299. case WMI_PDEV_FTM_INTG_EVENTID:
  4300. ath10k_wmi_event_pdev_ftm_intg(ar, skb);
  4301. break;
  4302. case WMI_GTK_OFFLOAD_STATUS_EVENTID:
  4303. ath10k_wmi_event_gtk_offload_status(ar, skb);
  4304. break;
  4305. case WMI_GTK_REKEY_FAIL_EVENTID:
  4306. ath10k_wmi_event_gtk_rekey_fail(ar, skb);
  4307. break;
  4308. case WMI_TX_DELBA_COMPLETE_EVENTID:
  4309. ath10k_wmi_event_delba_complete(ar, skb);
  4310. break;
  4311. case WMI_TX_ADDBA_COMPLETE_EVENTID:
  4312. ath10k_wmi_event_addba_complete(ar, skb);
  4313. break;
  4314. case WMI_VDEV_INSTALL_KEY_COMPLETE_EVENTID:
  4315. ath10k_wmi_event_vdev_install_key_complete(ar, skb);
  4316. break;
  4317. case WMI_SERVICE_READY_EVENTID:
  4318. ath10k_wmi_event_service_ready(ar, skb);
  4319. return;
  4320. case WMI_READY_EVENTID:
  4321. ath10k_wmi_event_ready(ar, skb);
  4322. break;
  4323. default:
  4324. ath10k_warn(ar, "Unknown eventid: %d\n", id);
  4325. break;
  4326. }
  4327. out:
  4328. dev_kfree_skb(skb);
  4329. }
  4330. static void ath10k_wmi_10_1_op_rx(struct ath10k *ar, struct sk_buff *skb)
  4331. {
  4332. struct wmi_cmd_hdr *cmd_hdr;
  4333. enum wmi_10x_event_id id;
  4334. bool consumed;
  4335. cmd_hdr = (struct wmi_cmd_hdr *)skb->data;
  4336. id = MS(__le32_to_cpu(cmd_hdr->cmd_id), WMI_CMD_HDR_CMD_ID);
  4337. if (skb_pull(skb, sizeof(struct wmi_cmd_hdr)) == NULL)
  4338. goto out;
  4339. trace_ath10k_wmi_event(ar, id, skb->data, skb->len);
  4340. consumed = ath10k_tm_event_wmi(ar, id, skb);
  4341. /* Ready event must be handled normally also in UTF mode so that we
  4342. * know the UTF firmware has booted, others we are just bypass WMI
  4343. * events to testmode.
  4344. */
  4345. if (consumed && id != WMI_10X_READY_EVENTID) {
  4346. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4347. "wmi testmode consumed 0x%x\n", id);
  4348. goto out;
  4349. }
  4350. switch (id) {
  4351. case WMI_10X_MGMT_RX_EVENTID:
  4352. ath10k_wmi_event_mgmt_rx(ar, skb);
  4353. /* mgmt_rx() owns the skb now! */
  4354. return;
  4355. case WMI_10X_SCAN_EVENTID:
  4356. ath10k_wmi_event_scan(ar, skb);
  4357. break;
  4358. case WMI_10X_CHAN_INFO_EVENTID:
  4359. ath10k_wmi_event_chan_info(ar, skb);
  4360. break;
  4361. case WMI_10X_ECHO_EVENTID:
  4362. ath10k_wmi_event_echo(ar, skb);
  4363. break;
  4364. case WMI_10X_DEBUG_MESG_EVENTID:
  4365. ath10k_wmi_event_debug_mesg(ar, skb);
  4366. break;
  4367. case WMI_10X_UPDATE_STATS_EVENTID:
  4368. ath10k_wmi_event_update_stats(ar, skb);
  4369. break;
  4370. case WMI_10X_VDEV_START_RESP_EVENTID:
  4371. ath10k_wmi_event_vdev_start_resp(ar, skb);
  4372. break;
  4373. case WMI_10X_VDEV_STOPPED_EVENTID:
  4374. ath10k_wmi_event_vdev_stopped(ar, skb);
  4375. break;
  4376. case WMI_10X_PEER_STA_KICKOUT_EVENTID:
  4377. ath10k_wmi_event_peer_sta_kickout(ar, skb);
  4378. break;
  4379. case WMI_10X_HOST_SWBA_EVENTID:
  4380. ath10k_wmi_event_host_swba(ar, skb);
  4381. break;
  4382. case WMI_10X_TBTTOFFSET_UPDATE_EVENTID:
  4383. ath10k_wmi_event_tbttoffset_update(ar, skb);
  4384. break;
  4385. case WMI_10X_PHYERR_EVENTID:
  4386. ath10k_wmi_event_phyerr(ar, skb);
  4387. break;
  4388. case WMI_10X_ROAM_EVENTID:
  4389. ath10k_wmi_event_roam(ar, skb);
  4390. break;
  4391. case WMI_10X_PROFILE_MATCH:
  4392. ath10k_wmi_event_profile_match(ar, skb);
  4393. break;
  4394. case WMI_10X_DEBUG_PRINT_EVENTID:
  4395. ath10k_wmi_event_debug_print(ar, skb);
  4396. break;
  4397. case WMI_10X_PDEV_QVIT_EVENTID:
  4398. ath10k_wmi_event_pdev_qvit(ar, skb);
  4399. break;
  4400. case WMI_10X_WLAN_PROFILE_DATA_EVENTID:
  4401. ath10k_wmi_event_wlan_profile_data(ar, skb);
  4402. break;
  4403. case WMI_10X_RTT_MEASUREMENT_REPORT_EVENTID:
  4404. ath10k_wmi_event_rtt_measurement_report(ar, skb);
  4405. break;
  4406. case WMI_10X_TSF_MEASUREMENT_REPORT_EVENTID:
  4407. ath10k_wmi_event_tsf_measurement_report(ar, skb);
  4408. break;
  4409. case WMI_10X_RTT_ERROR_REPORT_EVENTID:
  4410. ath10k_wmi_event_rtt_error_report(ar, skb);
  4411. break;
  4412. case WMI_10X_WOW_WAKEUP_HOST_EVENTID:
  4413. ath10k_wmi_event_wow_wakeup_host(ar, skb);
  4414. break;
  4415. case WMI_10X_DCS_INTERFERENCE_EVENTID:
  4416. ath10k_wmi_event_dcs_interference(ar, skb);
  4417. break;
  4418. case WMI_10X_PDEV_TPC_CONFIG_EVENTID:
  4419. ath10k_wmi_event_pdev_tpc_config(ar, skb);
  4420. break;
  4421. case WMI_10X_INST_RSSI_STATS_EVENTID:
  4422. ath10k_wmi_event_inst_rssi_stats(ar, skb);
  4423. break;
  4424. case WMI_10X_VDEV_STANDBY_REQ_EVENTID:
  4425. ath10k_wmi_event_vdev_standby_req(ar, skb);
  4426. break;
  4427. case WMI_10X_VDEV_RESUME_REQ_EVENTID:
  4428. ath10k_wmi_event_vdev_resume_req(ar, skb);
  4429. break;
  4430. case WMI_10X_SERVICE_READY_EVENTID:
  4431. ath10k_wmi_event_service_ready(ar, skb);
  4432. return;
  4433. case WMI_10X_READY_EVENTID:
  4434. ath10k_wmi_event_ready(ar, skb);
  4435. break;
  4436. case WMI_10X_PDEV_UTF_EVENTID:
  4437. /* ignore utf events */
  4438. break;
  4439. default:
  4440. ath10k_warn(ar, "Unknown eventid: %d\n", id);
  4441. break;
  4442. }
  4443. out:
  4444. dev_kfree_skb(skb);
  4445. }
  4446. static void ath10k_wmi_10_2_op_rx(struct ath10k *ar, struct sk_buff *skb)
  4447. {
  4448. struct wmi_cmd_hdr *cmd_hdr;
  4449. enum wmi_10_2_event_id id;
  4450. cmd_hdr = (struct wmi_cmd_hdr *)skb->data;
  4451. id = MS(__le32_to_cpu(cmd_hdr->cmd_id), WMI_CMD_HDR_CMD_ID);
  4452. if (skb_pull(skb, sizeof(struct wmi_cmd_hdr)) == NULL)
  4453. goto out;
  4454. trace_ath10k_wmi_event(ar, id, skb->data, skb->len);
  4455. switch (id) {
  4456. case WMI_10_2_MGMT_RX_EVENTID:
  4457. ath10k_wmi_event_mgmt_rx(ar, skb);
  4458. /* mgmt_rx() owns the skb now! */
  4459. return;
  4460. case WMI_10_2_SCAN_EVENTID:
  4461. ath10k_wmi_event_scan(ar, skb);
  4462. break;
  4463. case WMI_10_2_CHAN_INFO_EVENTID:
  4464. ath10k_wmi_event_chan_info(ar, skb);
  4465. break;
  4466. case WMI_10_2_ECHO_EVENTID:
  4467. ath10k_wmi_event_echo(ar, skb);
  4468. break;
  4469. case WMI_10_2_DEBUG_MESG_EVENTID:
  4470. ath10k_wmi_event_debug_mesg(ar, skb);
  4471. break;
  4472. case WMI_10_2_UPDATE_STATS_EVENTID:
  4473. ath10k_wmi_event_update_stats(ar, skb);
  4474. break;
  4475. case WMI_10_2_VDEV_START_RESP_EVENTID:
  4476. ath10k_wmi_event_vdev_start_resp(ar, skb);
  4477. break;
  4478. case WMI_10_2_VDEV_STOPPED_EVENTID:
  4479. ath10k_wmi_event_vdev_stopped(ar, skb);
  4480. break;
  4481. case WMI_10_2_PEER_STA_KICKOUT_EVENTID:
  4482. ath10k_wmi_event_peer_sta_kickout(ar, skb);
  4483. break;
  4484. case WMI_10_2_HOST_SWBA_EVENTID:
  4485. ath10k_wmi_event_host_swba(ar, skb);
  4486. break;
  4487. case WMI_10_2_TBTTOFFSET_UPDATE_EVENTID:
  4488. ath10k_wmi_event_tbttoffset_update(ar, skb);
  4489. break;
  4490. case WMI_10_2_PHYERR_EVENTID:
  4491. ath10k_wmi_event_phyerr(ar, skb);
  4492. break;
  4493. case WMI_10_2_ROAM_EVENTID:
  4494. ath10k_wmi_event_roam(ar, skb);
  4495. break;
  4496. case WMI_10_2_PROFILE_MATCH:
  4497. ath10k_wmi_event_profile_match(ar, skb);
  4498. break;
  4499. case WMI_10_2_DEBUG_PRINT_EVENTID:
  4500. ath10k_wmi_event_debug_print(ar, skb);
  4501. break;
  4502. case WMI_10_2_PDEV_QVIT_EVENTID:
  4503. ath10k_wmi_event_pdev_qvit(ar, skb);
  4504. break;
  4505. case WMI_10_2_WLAN_PROFILE_DATA_EVENTID:
  4506. ath10k_wmi_event_wlan_profile_data(ar, skb);
  4507. break;
  4508. case WMI_10_2_RTT_MEASUREMENT_REPORT_EVENTID:
  4509. ath10k_wmi_event_rtt_measurement_report(ar, skb);
  4510. break;
  4511. case WMI_10_2_TSF_MEASUREMENT_REPORT_EVENTID:
  4512. ath10k_wmi_event_tsf_measurement_report(ar, skb);
  4513. break;
  4514. case WMI_10_2_RTT_ERROR_REPORT_EVENTID:
  4515. ath10k_wmi_event_rtt_error_report(ar, skb);
  4516. break;
  4517. case WMI_10_2_WOW_WAKEUP_HOST_EVENTID:
  4518. ath10k_wmi_event_wow_wakeup_host(ar, skb);
  4519. break;
  4520. case WMI_10_2_DCS_INTERFERENCE_EVENTID:
  4521. ath10k_wmi_event_dcs_interference(ar, skb);
  4522. break;
  4523. case WMI_10_2_PDEV_TPC_CONFIG_EVENTID:
  4524. ath10k_wmi_event_pdev_tpc_config(ar, skb);
  4525. break;
  4526. case WMI_10_2_INST_RSSI_STATS_EVENTID:
  4527. ath10k_wmi_event_inst_rssi_stats(ar, skb);
  4528. break;
  4529. case WMI_10_2_VDEV_STANDBY_REQ_EVENTID:
  4530. ath10k_wmi_event_vdev_standby_req(ar, skb);
  4531. break;
  4532. case WMI_10_2_VDEV_RESUME_REQ_EVENTID:
  4533. ath10k_wmi_event_vdev_resume_req(ar, skb);
  4534. break;
  4535. case WMI_10_2_SERVICE_READY_EVENTID:
  4536. ath10k_wmi_event_service_ready(ar, skb);
  4537. return;
  4538. case WMI_10_2_READY_EVENTID:
  4539. ath10k_wmi_event_ready(ar, skb);
  4540. break;
  4541. case WMI_10_2_PDEV_TEMPERATURE_EVENTID:
  4542. ath10k_wmi_event_temperature(ar, skb);
  4543. break;
  4544. case WMI_10_2_RTT_KEEPALIVE_EVENTID:
  4545. case WMI_10_2_GPIO_INPUT_EVENTID:
  4546. case WMI_10_2_PEER_RATECODE_LIST_EVENTID:
  4547. case WMI_10_2_GENERIC_BUFFER_EVENTID:
  4548. case WMI_10_2_MCAST_BUF_RELEASE_EVENTID:
  4549. case WMI_10_2_MCAST_LIST_AGEOUT_EVENTID:
  4550. case WMI_10_2_WDS_PEER_EVENTID:
  4551. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4552. "received event id %d not implemented\n", id);
  4553. break;
  4554. default:
  4555. ath10k_warn(ar, "Unknown eventid: %d\n", id);
  4556. break;
  4557. }
  4558. out:
  4559. dev_kfree_skb(skb);
  4560. }
  4561. static void ath10k_wmi_10_4_op_rx(struct ath10k *ar, struct sk_buff *skb)
  4562. {
  4563. struct wmi_cmd_hdr *cmd_hdr;
  4564. enum wmi_10_4_event_id id;
  4565. cmd_hdr = (struct wmi_cmd_hdr *)skb->data;
  4566. id = MS(__le32_to_cpu(cmd_hdr->cmd_id), WMI_CMD_HDR_CMD_ID);
  4567. if (!skb_pull(skb, sizeof(struct wmi_cmd_hdr)))
  4568. goto out;
  4569. trace_ath10k_wmi_event(ar, id, skb->data, skb->len);
  4570. switch (id) {
  4571. case WMI_10_4_MGMT_RX_EVENTID:
  4572. ath10k_wmi_event_mgmt_rx(ar, skb);
  4573. /* mgmt_rx() owns the skb now! */
  4574. return;
  4575. case WMI_10_4_ECHO_EVENTID:
  4576. ath10k_wmi_event_echo(ar, skb);
  4577. break;
  4578. case WMI_10_4_DEBUG_MESG_EVENTID:
  4579. ath10k_wmi_event_debug_mesg(ar, skb);
  4580. break;
  4581. case WMI_10_4_SERVICE_READY_EVENTID:
  4582. ath10k_wmi_event_service_ready(ar, skb);
  4583. return;
  4584. case WMI_10_4_SCAN_EVENTID:
  4585. ath10k_wmi_event_scan(ar, skb);
  4586. break;
  4587. case WMI_10_4_CHAN_INFO_EVENTID:
  4588. ath10k_wmi_event_chan_info(ar, skb);
  4589. break;
  4590. case WMI_10_4_PHYERR_EVENTID:
  4591. ath10k_wmi_event_phyerr(ar, skb);
  4592. break;
  4593. case WMI_10_4_READY_EVENTID:
  4594. ath10k_wmi_event_ready(ar, skb);
  4595. break;
  4596. case WMI_10_4_PEER_STA_KICKOUT_EVENTID:
  4597. ath10k_wmi_event_peer_sta_kickout(ar, skb);
  4598. break;
  4599. case WMI_10_4_HOST_SWBA_EVENTID:
  4600. ath10k_wmi_event_host_swba(ar, skb);
  4601. break;
  4602. case WMI_10_4_TBTTOFFSET_UPDATE_EVENTID:
  4603. ath10k_wmi_event_tbttoffset_update(ar, skb);
  4604. break;
  4605. case WMI_10_4_DEBUG_PRINT_EVENTID:
  4606. ath10k_wmi_event_debug_print(ar, skb);
  4607. break;
  4608. case WMI_10_4_VDEV_START_RESP_EVENTID:
  4609. ath10k_wmi_event_vdev_start_resp(ar, skb);
  4610. break;
  4611. case WMI_10_4_VDEV_STOPPED_EVENTID:
  4612. ath10k_wmi_event_vdev_stopped(ar, skb);
  4613. break;
  4614. case WMI_10_4_WOW_WAKEUP_HOST_EVENTID:
  4615. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4616. "received event id %d not implemented\n", id);
  4617. break;
  4618. case WMI_10_4_UPDATE_STATS_EVENTID:
  4619. ath10k_wmi_event_update_stats(ar, skb);
  4620. break;
  4621. case WMI_10_4_PDEV_TEMPERATURE_EVENTID:
  4622. ath10k_wmi_event_temperature(ar, skb);
  4623. break;
  4624. default:
  4625. ath10k_warn(ar, "Unknown eventid: %d\n", id);
  4626. break;
  4627. }
  4628. out:
  4629. dev_kfree_skb(skb);
  4630. }
  4631. static void ath10k_wmi_process_rx(struct ath10k *ar, struct sk_buff *skb)
  4632. {
  4633. int ret;
  4634. ret = ath10k_wmi_rx(ar, skb);
  4635. if (ret)
  4636. ath10k_warn(ar, "failed to process wmi rx: %d\n", ret);
  4637. }
  4638. int ath10k_wmi_connect(struct ath10k *ar)
  4639. {
  4640. int status;
  4641. struct ath10k_htc_svc_conn_req conn_req;
  4642. struct ath10k_htc_svc_conn_resp conn_resp;
  4643. memset(&conn_req, 0, sizeof(conn_req));
  4644. memset(&conn_resp, 0, sizeof(conn_resp));
  4645. /* these fields are the same for all service endpoints */
  4646. conn_req.ep_ops.ep_tx_complete = ath10k_wmi_htc_tx_complete;
  4647. conn_req.ep_ops.ep_rx_complete = ath10k_wmi_process_rx;
  4648. conn_req.ep_ops.ep_tx_credits = ath10k_wmi_op_ep_tx_credits;
  4649. /* connect to control service */
  4650. conn_req.service_id = ATH10K_HTC_SVC_ID_WMI_CONTROL;
  4651. status = ath10k_htc_connect_service(&ar->htc, &conn_req, &conn_resp);
  4652. if (status) {
  4653. ath10k_warn(ar, "failed to connect to WMI CONTROL service status: %d\n",
  4654. status);
  4655. return status;
  4656. }
  4657. ar->wmi.eid = conn_resp.eid;
  4658. return 0;
  4659. }
  4660. static struct sk_buff *
  4661. ath10k_wmi_op_gen_pdev_set_rd(struct ath10k *ar, u16 rd, u16 rd2g, u16 rd5g,
  4662. u16 ctl2g, u16 ctl5g,
  4663. enum wmi_dfs_region dfs_reg)
  4664. {
  4665. struct wmi_pdev_set_regdomain_cmd *cmd;
  4666. struct sk_buff *skb;
  4667. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  4668. if (!skb)
  4669. return ERR_PTR(-ENOMEM);
  4670. cmd = (struct wmi_pdev_set_regdomain_cmd *)skb->data;
  4671. cmd->reg_domain = __cpu_to_le32(rd);
  4672. cmd->reg_domain_2G = __cpu_to_le32(rd2g);
  4673. cmd->reg_domain_5G = __cpu_to_le32(rd5g);
  4674. cmd->conformance_test_limit_2G = __cpu_to_le32(ctl2g);
  4675. cmd->conformance_test_limit_5G = __cpu_to_le32(ctl5g);
  4676. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4677. "wmi pdev regdomain rd %x rd2g %x rd5g %x ctl2g %x ctl5g %x\n",
  4678. rd, rd2g, rd5g, ctl2g, ctl5g);
  4679. return skb;
  4680. }
  4681. static struct sk_buff *
  4682. ath10k_wmi_10x_op_gen_pdev_set_rd(struct ath10k *ar, u16 rd, u16 rd2g, u16
  4683. rd5g, u16 ctl2g, u16 ctl5g,
  4684. enum wmi_dfs_region dfs_reg)
  4685. {
  4686. struct wmi_pdev_set_regdomain_cmd_10x *cmd;
  4687. struct sk_buff *skb;
  4688. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  4689. if (!skb)
  4690. return ERR_PTR(-ENOMEM);
  4691. cmd = (struct wmi_pdev_set_regdomain_cmd_10x *)skb->data;
  4692. cmd->reg_domain = __cpu_to_le32(rd);
  4693. cmd->reg_domain_2G = __cpu_to_le32(rd2g);
  4694. cmd->reg_domain_5G = __cpu_to_le32(rd5g);
  4695. cmd->conformance_test_limit_2G = __cpu_to_le32(ctl2g);
  4696. cmd->conformance_test_limit_5G = __cpu_to_le32(ctl5g);
  4697. cmd->dfs_domain = __cpu_to_le32(dfs_reg);
  4698. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4699. "wmi pdev regdomain rd %x rd2g %x rd5g %x ctl2g %x ctl5g %x dfs_region %x\n",
  4700. rd, rd2g, rd5g, ctl2g, ctl5g, dfs_reg);
  4701. return skb;
  4702. }
  4703. static struct sk_buff *
  4704. ath10k_wmi_op_gen_pdev_suspend(struct ath10k *ar, u32 suspend_opt)
  4705. {
  4706. struct wmi_pdev_suspend_cmd *cmd;
  4707. struct sk_buff *skb;
  4708. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  4709. if (!skb)
  4710. return ERR_PTR(-ENOMEM);
  4711. cmd = (struct wmi_pdev_suspend_cmd *)skb->data;
  4712. cmd->suspend_opt = __cpu_to_le32(suspend_opt);
  4713. return skb;
  4714. }
  4715. static struct sk_buff *
  4716. ath10k_wmi_op_gen_pdev_resume(struct ath10k *ar)
  4717. {
  4718. struct sk_buff *skb;
  4719. skb = ath10k_wmi_alloc_skb(ar, 0);
  4720. if (!skb)
  4721. return ERR_PTR(-ENOMEM);
  4722. return skb;
  4723. }
  4724. static struct sk_buff *
  4725. ath10k_wmi_op_gen_pdev_set_param(struct ath10k *ar, u32 id, u32 value)
  4726. {
  4727. struct wmi_pdev_set_param_cmd *cmd;
  4728. struct sk_buff *skb;
  4729. if (id == WMI_PDEV_PARAM_UNSUPPORTED) {
  4730. ath10k_warn(ar, "pdev param %d not supported by firmware\n",
  4731. id);
  4732. return ERR_PTR(-EOPNOTSUPP);
  4733. }
  4734. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  4735. if (!skb)
  4736. return ERR_PTR(-ENOMEM);
  4737. cmd = (struct wmi_pdev_set_param_cmd *)skb->data;
  4738. cmd->param_id = __cpu_to_le32(id);
  4739. cmd->param_value = __cpu_to_le32(value);
  4740. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi pdev set param %d value %d\n",
  4741. id, value);
  4742. return skb;
  4743. }
  4744. void ath10k_wmi_put_host_mem_chunks(struct ath10k *ar,
  4745. struct wmi_host_mem_chunks *chunks)
  4746. {
  4747. struct host_memory_chunk *chunk;
  4748. int i;
  4749. chunks->count = __cpu_to_le32(ar->wmi.num_mem_chunks);
  4750. for (i = 0; i < ar->wmi.num_mem_chunks; i++) {
  4751. chunk = &chunks->items[i];
  4752. chunk->ptr = __cpu_to_le32(ar->wmi.mem_chunks[i].paddr);
  4753. chunk->size = __cpu_to_le32(ar->wmi.mem_chunks[i].len);
  4754. chunk->req_id = __cpu_to_le32(ar->wmi.mem_chunks[i].req_id);
  4755. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4756. "wmi chunk %d len %d requested, addr 0x%llx\n",
  4757. i,
  4758. ar->wmi.mem_chunks[i].len,
  4759. (unsigned long long)ar->wmi.mem_chunks[i].paddr);
  4760. }
  4761. }
  4762. static struct sk_buff *ath10k_wmi_op_gen_init(struct ath10k *ar)
  4763. {
  4764. struct wmi_init_cmd *cmd;
  4765. struct sk_buff *buf;
  4766. struct wmi_resource_config config = {};
  4767. u32 len, val;
  4768. config.num_vdevs = __cpu_to_le32(TARGET_NUM_VDEVS);
  4769. config.num_peers = __cpu_to_le32(TARGET_NUM_PEERS);
  4770. config.num_offload_peers = __cpu_to_le32(TARGET_NUM_OFFLOAD_PEERS);
  4771. config.num_offload_reorder_bufs =
  4772. __cpu_to_le32(TARGET_NUM_OFFLOAD_REORDER_BUFS);
  4773. config.num_peer_keys = __cpu_to_le32(TARGET_NUM_PEER_KEYS);
  4774. config.num_tids = __cpu_to_le32(TARGET_NUM_TIDS);
  4775. config.ast_skid_limit = __cpu_to_le32(TARGET_AST_SKID_LIMIT);
  4776. config.tx_chain_mask = __cpu_to_le32(TARGET_TX_CHAIN_MASK);
  4777. config.rx_chain_mask = __cpu_to_le32(TARGET_RX_CHAIN_MASK);
  4778. config.rx_timeout_pri_vo = __cpu_to_le32(TARGET_RX_TIMEOUT_LO_PRI);
  4779. config.rx_timeout_pri_vi = __cpu_to_le32(TARGET_RX_TIMEOUT_LO_PRI);
  4780. config.rx_timeout_pri_be = __cpu_to_le32(TARGET_RX_TIMEOUT_LO_PRI);
  4781. config.rx_timeout_pri_bk = __cpu_to_le32(TARGET_RX_TIMEOUT_HI_PRI);
  4782. config.rx_decap_mode = __cpu_to_le32(ar->wmi.rx_decap_mode);
  4783. config.scan_max_pending_reqs =
  4784. __cpu_to_le32(TARGET_SCAN_MAX_PENDING_REQS);
  4785. config.bmiss_offload_max_vdev =
  4786. __cpu_to_le32(TARGET_BMISS_OFFLOAD_MAX_VDEV);
  4787. config.roam_offload_max_vdev =
  4788. __cpu_to_le32(TARGET_ROAM_OFFLOAD_MAX_VDEV);
  4789. config.roam_offload_max_ap_profiles =
  4790. __cpu_to_le32(TARGET_ROAM_OFFLOAD_MAX_AP_PROFILES);
  4791. config.num_mcast_groups = __cpu_to_le32(TARGET_NUM_MCAST_GROUPS);
  4792. config.num_mcast_table_elems =
  4793. __cpu_to_le32(TARGET_NUM_MCAST_TABLE_ELEMS);
  4794. config.mcast2ucast_mode = __cpu_to_le32(TARGET_MCAST2UCAST_MODE);
  4795. config.tx_dbg_log_size = __cpu_to_le32(TARGET_TX_DBG_LOG_SIZE);
  4796. config.num_wds_entries = __cpu_to_le32(TARGET_NUM_WDS_ENTRIES);
  4797. config.dma_burst_size = __cpu_to_le32(TARGET_DMA_BURST_SIZE);
  4798. config.mac_aggr_delim = __cpu_to_le32(TARGET_MAC_AGGR_DELIM);
  4799. val = TARGET_RX_SKIP_DEFRAG_TIMEOUT_DUP_DETECTION_CHECK;
  4800. config.rx_skip_defrag_timeout_dup_detection_check = __cpu_to_le32(val);
  4801. config.vow_config = __cpu_to_le32(TARGET_VOW_CONFIG);
  4802. config.gtk_offload_max_vdev =
  4803. __cpu_to_le32(TARGET_GTK_OFFLOAD_MAX_VDEV);
  4804. config.num_msdu_desc = __cpu_to_le32(TARGET_NUM_MSDU_DESC);
  4805. config.max_frag_entries = __cpu_to_le32(TARGET_MAX_FRAG_ENTRIES);
  4806. len = sizeof(*cmd) +
  4807. (sizeof(struct host_memory_chunk) * ar->wmi.num_mem_chunks);
  4808. buf = ath10k_wmi_alloc_skb(ar, len);
  4809. if (!buf)
  4810. return ERR_PTR(-ENOMEM);
  4811. cmd = (struct wmi_init_cmd *)buf->data;
  4812. memcpy(&cmd->resource_config, &config, sizeof(config));
  4813. ath10k_wmi_put_host_mem_chunks(ar, &cmd->mem_chunks);
  4814. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi init\n");
  4815. return buf;
  4816. }
  4817. static struct sk_buff *ath10k_wmi_10_1_op_gen_init(struct ath10k *ar)
  4818. {
  4819. struct wmi_init_cmd_10x *cmd;
  4820. struct sk_buff *buf;
  4821. struct wmi_resource_config_10x config = {};
  4822. u32 len, val;
  4823. config.num_vdevs = __cpu_to_le32(TARGET_10X_NUM_VDEVS);
  4824. config.num_peers = __cpu_to_le32(TARGET_10X_NUM_PEERS);
  4825. config.num_peer_keys = __cpu_to_le32(TARGET_10X_NUM_PEER_KEYS);
  4826. config.num_tids = __cpu_to_le32(TARGET_10X_NUM_TIDS);
  4827. config.ast_skid_limit = __cpu_to_le32(TARGET_10X_AST_SKID_LIMIT);
  4828. config.tx_chain_mask = __cpu_to_le32(TARGET_10X_TX_CHAIN_MASK);
  4829. config.rx_chain_mask = __cpu_to_le32(TARGET_10X_RX_CHAIN_MASK);
  4830. config.rx_timeout_pri_vo = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
  4831. config.rx_timeout_pri_vi = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
  4832. config.rx_timeout_pri_be = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
  4833. config.rx_timeout_pri_bk = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_HI_PRI);
  4834. config.rx_decap_mode = __cpu_to_le32(ar->wmi.rx_decap_mode);
  4835. config.scan_max_pending_reqs =
  4836. __cpu_to_le32(TARGET_10X_SCAN_MAX_PENDING_REQS);
  4837. config.bmiss_offload_max_vdev =
  4838. __cpu_to_le32(TARGET_10X_BMISS_OFFLOAD_MAX_VDEV);
  4839. config.roam_offload_max_vdev =
  4840. __cpu_to_le32(TARGET_10X_ROAM_OFFLOAD_MAX_VDEV);
  4841. config.roam_offload_max_ap_profiles =
  4842. __cpu_to_le32(TARGET_10X_ROAM_OFFLOAD_MAX_AP_PROFILES);
  4843. config.num_mcast_groups = __cpu_to_le32(TARGET_10X_NUM_MCAST_GROUPS);
  4844. config.num_mcast_table_elems =
  4845. __cpu_to_le32(TARGET_10X_NUM_MCAST_TABLE_ELEMS);
  4846. config.mcast2ucast_mode = __cpu_to_le32(TARGET_10X_MCAST2UCAST_MODE);
  4847. config.tx_dbg_log_size = __cpu_to_le32(TARGET_10X_TX_DBG_LOG_SIZE);
  4848. config.num_wds_entries = __cpu_to_le32(TARGET_10X_NUM_WDS_ENTRIES);
  4849. config.dma_burst_size = __cpu_to_le32(TARGET_10X_DMA_BURST_SIZE);
  4850. config.mac_aggr_delim = __cpu_to_le32(TARGET_10X_MAC_AGGR_DELIM);
  4851. val = TARGET_10X_RX_SKIP_DEFRAG_TIMEOUT_DUP_DETECTION_CHECK;
  4852. config.rx_skip_defrag_timeout_dup_detection_check = __cpu_to_le32(val);
  4853. config.vow_config = __cpu_to_le32(TARGET_10X_VOW_CONFIG);
  4854. config.num_msdu_desc = __cpu_to_le32(TARGET_10X_NUM_MSDU_DESC);
  4855. config.max_frag_entries = __cpu_to_le32(TARGET_10X_MAX_FRAG_ENTRIES);
  4856. len = sizeof(*cmd) +
  4857. (sizeof(struct host_memory_chunk) * ar->wmi.num_mem_chunks);
  4858. buf = ath10k_wmi_alloc_skb(ar, len);
  4859. if (!buf)
  4860. return ERR_PTR(-ENOMEM);
  4861. cmd = (struct wmi_init_cmd_10x *)buf->data;
  4862. memcpy(&cmd->resource_config, &config, sizeof(config));
  4863. ath10k_wmi_put_host_mem_chunks(ar, &cmd->mem_chunks);
  4864. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi init 10x\n");
  4865. return buf;
  4866. }
  4867. static struct sk_buff *ath10k_wmi_10_2_op_gen_init(struct ath10k *ar)
  4868. {
  4869. struct wmi_init_cmd_10_2 *cmd;
  4870. struct sk_buff *buf;
  4871. struct wmi_resource_config_10x config = {};
  4872. u32 len, val, features;
  4873. config.num_vdevs = __cpu_to_le32(TARGET_10X_NUM_VDEVS);
  4874. config.num_peer_keys = __cpu_to_le32(TARGET_10X_NUM_PEER_KEYS);
  4875. if (ath10k_peer_stats_enabled(ar)) {
  4876. config.num_peers = __cpu_to_le32(TARGET_10X_TX_STATS_NUM_PEERS);
  4877. config.num_tids = __cpu_to_le32(TARGET_10X_TX_STATS_NUM_TIDS);
  4878. } else {
  4879. config.num_peers = __cpu_to_le32(TARGET_10X_NUM_PEERS);
  4880. config.num_tids = __cpu_to_le32(TARGET_10X_NUM_TIDS);
  4881. }
  4882. config.ast_skid_limit = __cpu_to_le32(TARGET_10X_AST_SKID_LIMIT);
  4883. config.tx_chain_mask = __cpu_to_le32(TARGET_10X_TX_CHAIN_MASK);
  4884. config.rx_chain_mask = __cpu_to_le32(TARGET_10X_RX_CHAIN_MASK);
  4885. config.rx_timeout_pri_vo = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
  4886. config.rx_timeout_pri_vi = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
  4887. config.rx_timeout_pri_be = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
  4888. config.rx_timeout_pri_bk = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_HI_PRI);
  4889. config.rx_decap_mode = __cpu_to_le32(ar->wmi.rx_decap_mode);
  4890. config.scan_max_pending_reqs =
  4891. __cpu_to_le32(TARGET_10X_SCAN_MAX_PENDING_REQS);
  4892. config.bmiss_offload_max_vdev =
  4893. __cpu_to_le32(TARGET_10X_BMISS_OFFLOAD_MAX_VDEV);
  4894. config.roam_offload_max_vdev =
  4895. __cpu_to_le32(TARGET_10X_ROAM_OFFLOAD_MAX_VDEV);
  4896. config.roam_offload_max_ap_profiles =
  4897. __cpu_to_le32(TARGET_10X_ROAM_OFFLOAD_MAX_AP_PROFILES);
  4898. config.num_mcast_groups = __cpu_to_le32(TARGET_10X_NUM_MCAST_GROUPS);
  4899. config.num_mcast_table_elems =
  4900. __cpu_to_le32(TARGET_10X_NUM_MCAST_TABLE_ELEMS);
  4901. config.mcast2ucast_mode = __cpu_to_le32(TARGET_10X_MCAST2UCAST_MODE);
  4902. config.tx_dbg_log_size = __cpu_to_le32(TARGET_10X_TX_DBG_LOG_SIZE);
  4903. config.num_wds_entries = __cpu_to_le32(TARGET_10X_NUM_WDS_ENTRIES);
  4904. config.dma_burst_size = __cpu_to_le32(TARGET_10_2_DMA_BURST_SIZE);
  4905. config.mac_aggr_delim = __cpu_to_le32(TARGET_10X_MAC_AGGR_DELIM);
  4906. val = TARGET_10X_RX_SKIP_DEFRAG_TIMEOUT_DUP_DETECTION_CHECK;
  4907. config.rx_skip_defrag_timeout_dup_detection_check = __cpu_to_le32(val);
  4908. config.vow_config = __cpu_to_le32(TARGET_10X_VOW_CONFIG);
  4909. config.num_msdu_desc = __cpu_to_le32(TARGET_10X_NUM_MSDU_DESC);
  4910. config.max_frag_entries = __cpu_to_le32(TARGET_10X_MAX_FRAG_ENTRIES);
  4911. len = sizeof(*cmd) +
  4912. (sizeof(struct host_memory_chunk) * ar->wmi.num_mem_chunks);
  4913. buf = ath10k_wmi_alloc_skb(ar, len);
  4914. if (!buf)
  4915. return ERR_PTR(-ENOMEM);
  4916. cmd = (struct wmi_init_cmd_10_2 *)buf->data;
  4917. features = WMI_10_2_RX_BATCH_MODE;
  4918. if (test_bit(ATH10K_FLAG_BTCOEX, &ar->dev_flags) &&
  4919. test_bit(WMI_SERVICE_COEX_GPIO, ar->wmi.svc_map))
  4920. features |= WMI_10_2_COEX_GPIO;
  4921. if (ath10k_peer_stats_enabled(ar))
  4922. features |= WMI_10_2_PEER_STATS;
  4923. cmd->resource_config.feature_mask = __cpu_to_le32(features);
  4924. memcpy(&cmd->resource_config.common, &config, sizeof(config));
  4925. ath10k_wmi_put_host_mem_chunks(ar, &cmd->mem_chunks);
  4926. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi init 10.2\n");
  4927. return buf;
  4928. }
  4929. static struct sk_buff *ath10k_wmi_10_4_op_gen_init(struct ath10k *ar)
  4930. {
  4931. struct wmi_init_cmd_10_4 *cmd;
  4932. struct sk_buff *buf;
  4933. struct wmi_resource_config_10_4 config = {};
  4934. u32 len;
  4935. config.num_vdevs = __cpu_to_le32(ar->max_num_vdevs);
  4936. config.num_peers = __cpu_to_le32(ar->max_num_peers);
  4937. config.num_active_peers = __cpu_to_le32(ar->num_active_peers);
  4938. config.num_tids = __cpu_to_le32(ar->num_tids);
  4939. config.num_offload_peers = __cpu_to_le32(TARGET_10_4_NUM_OFFLOAD_PEERS);
  4940. config.num_offload_reorder_buffs =
  4941. __cpu_to_le32(TARGET_10_4_NUM_OFFLOAD_REORDER_BUFFS);
  4942. config.num_peer_keys = __cpu_to_le32(TARGET_10_4_NUM_PEER_KEYS);
  4943. config.ast_skid_limit = __cpu_to_le32(TARGET_10_4_AST_SKID_LIMIT);
  4944. config.tx_chain_mask = __cpu_to_le32(ar->hw_params.tx_chain_mask);
  4945. config.rx_chain_mask = __cpu_to_le32(ar->hw_params.rx_chain_mask);
  4946. config.rx_timeout_pri[0] = __cpu_to_le32(TARGET_10_4_RX_TIMEOUT_LO_PRI);
  4947. config.rx_timeout_pri[1] = __cpu_to_le32(TARGET_10_4_RX_TIMEOUT_LO_PRI);
  4948. config.rx_timeout_pri[2] = __cpu_to_le32(TARGET_10_4_RX_TIMEOUT_LO_PRI);
  4949. config.rx_timeout_pri[3] = __cpu_to_le32(TARGET_10_4_RX_TIMEOUT_HI_PRI);
  4950. config.rx_decap_mode = __cpu_to_le32(ar->wmi.rx_decap_mode);
  4951. config.scan_max_pending_req = __cpu_to_le32(TARGET_10_4_SCAN_MAX_REQS);
  4952. config.bmiss_offload_max_vdev =
  4953. __cpu_to_le32(TARGET_10_4_BMISS_OFFLOAD_MAX_VDEV);
  4954. config.roam_offload_max_vdev =
  4955. __cpu_to_le32(TARGET_10_4_ROAM_OFFLOAD_MAX_VDEV);
  4956. config.roam_offload_max_ap_profiles =
  4957. __cpu_to_le32(TARGET_10_4_ROAM_OFFLOAD_MAX_PROFILES);
  4958. config.num_mcast_groups = __cpu_to_le32(TARGET_10_4_NUM_MCAST_GROUPS);
  4959. config.num_mcast_table_elems =
  4960. __cpu_to_le32(TARGET_10_4_NUM_MCAST_TABLE_ELEMS);
  4961. config.mcast2ucast_mode = __cpu_to_le32(TARGET_10_4_MCAST2UCAST_MODE);
  4962. config.tx_dbg_log_size = __cpu_to_le32(TARGET_10_4_TX_DBG_LOG_SIZE);
  4963. config.num_wds_entries = __cpu_to_le32(TARGET_10_4_NUM_WDS_ENTRIES);
  4964. config.dma_burst_size = __cpu_to_le32(TARGET_10_4_DMA_BURST_SIZE);
  4965. config.mac_aggr_delim = __cpu_to_le32(TARGET_10_4_MAC_AGGR_DELIM);
  4966. config.rx_skip_defrag_timeout_dup_detection_check =
  4967. __cpu_to_le32(TARGET_10_4_RX_SKIP_DEFRAG_TIMEOUT_DUP_DETECTION_CHECK);
  4968. config.vow_config = __cpu_to_le32(TARGET_10_4_VOW_CONFIG);
  4969. config.gtk_offload_max_vdev =
  4970. __cpu_to_le32(TARGET_10_4_GTK_OFFLOAD_MAX_VDEV);
  4971. config.num_msdu_desc = __cpu_to_le32(ar->htt.max_num_pending_tx);
  4972. config.max_frag_entries = __cpu_to_le32(TARGET_10_4_11AC_TX_MAX_FRAGS);
  4973. config.max_peer_ext_stats =
  4974. __cpu_to_le32(TARGET_10_4_MAX_PEER_EXT_STATS);
  4975. config.smart_ant_cap = __cpu_to_le32(TARGET_10_4_SMART_ANT_CAP);
  4976. config.bk_minfree = __cpu_to_le32(TARGET_10_4_BK_MIN_FREE);
  4977. config.be_minfree = __cpu_to_le32(TARGET_10_4_BE_MIN_FREE);
  4978. config.vi_minfree = __cpu_to_le32(TARGET_10_4_VI_MIN_FREE);
  4979. config.vo_minfree = __cpu_to_le32(TARGET_10_4_VO_MIN_FREE);
  4980. config.rx_batchmode = __cpu_to_le32(TARGET_10_4_RX_BATCH_MODE);
  4981. config.tt_support =
  4982. __cpu_to_le32(TARGET_10_4_THERMAL_THROTTLING_CONFIG);
  4983. config.atf_config = __cpu_to_le32(TARGET_10_4_ATF_CONFIG);
  4984. config.iphdr_pad_config = __cpu_to_le32(TARGET_10_4_IPHDR_PAD_CONFIG);
  4985. config.qwrap_config = __cpu_to_le32(TARGET_10_4_QWRAP_CONFIG);
  4986. len = sizeof(*cmd) +
  4987. (sizeof(struct host_memory_chunk) * ar->wmi.num_mem_chunks);
  4988. buf = ath10k_wmi_alloc_skb(ar, len);
  4989. if (!buf)
  4990. return ERR_PTR(-ENOMEM);
  4991. cmd = (struct wmi_init_cmd_10_4 *)buf->data;
  4992. memcpy(&cmd->resource_config, &config, sizeof(config));
  4993. ath10k_wmi_put_host_mem_chunks(ar, &cmd->mem_chunks);
  4994. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi init 10.4\n");
  4995. return buf;
  4996. }
  4997. int ath10k_wmi_start_scan_verify(const struct wmi_start_scan_arg *arg)
  4998. {
  4999. if (arg->ie_len && !arg->ie)
  5000. return -EINVAL;
  5001. if (arg->n_channels && !arg->channels)
  5002. return -EINVAL;
  5003. if (arg->n_ssids && !arg->ssids)
  5004. return -EINVAL;
  5005. if (arg->n_bssids && !arg->bssids)
  5006. return -EINVAL;
  5007. if (arg->ie_len > WLAN_SCAN_PARAMS_MAX_IE_LEN)
  5008. return -EINVAL;
  5009. if (arg->n_channels > ARRAY_SIZE(arg->channels))
  5010. return -EINVAL;
  5011. if (arg->n_ssids > WLAN_SCAN_PARAMS_MAX_SSID)
  5012. return -EINVAL;
  5013. if (arg->n_bssids > WLAN_SCAN_PARAMS_MAX_BSSID)
  5014. return -EINVAL;
  5015. return 0;
  5016. }
  5017. static size_t
  5018. ath10k_wmi_start_scan_tlvs_len(const struct wmi_start_scan_arg *arg)
  5019. {
  5020. int len = 0;
  5021. if (arg->ie_len) {
  5022. len += sizeof(struct wmi_ie_data);
  5023. len += roundup(arg->ie_len, 4);
  5024. }
  5025. if (arg->n_channels) {
  5026. len += sizeof(struct wmi_chan_list);
  5027. len += sizeof(__le32) * arg->n_channels;
  5028. }
  5029. if (arg->n_ssids) {
  5030. len += sizeof(struct wmi_ssid_list);
  5031. len += sizeof(struct wmi_ssid) * arg->n_ssids;
  5032. }
  5033. if (arg->n_bssids) {
  5034. len += sizeof(struct wmi_bssid_list);
  5035. len += sizeof(struct wmi_mac_addr) * arg->n_bssids;
  5036. }
  5037. return len;
  5038. }
  5039. void ath10k_wmi_put_start_scan_common(struct wmi_start_scan_common *cmn,
  5040. const struct wmi_start_scan_arg *arg)
  5041. {
  5042. u32 scan_id;
  5043. u32 scan_req_id;
  5044. scan_id = WMI_HOST_SCAN_REQ_ID_PREFIX;
  5045. scan_id |= arg->scan_id;
  5046. scan_req_id = WMI_HOST_SCAN_REQUESTOR_ID_PREFIX;
  5047. scan_req_id |= arg->scan_req_id;
  5048. cmn->scan_id = __cpu_to_le32(scan_id);
  5049. cmn->scan_req_id = __cpu_to_le32(scan_req_id);
  5050. cmn->vdev_id = __cpu_to_le32(arg->vdev_id);
  5051. cmn->scan_priority = __cpu_to_le32(arg->scan_priority);
  5052. cmn->notify_scan_events = __cpu_to_le32(arg->notify_scan_events);
  5053. cmn->dwell_time_active = __cpu_to_le32(arg->dwell_time_active);
  5054. cmn->dwell_time_passive = __cpu_to_le32(arg->dwell_time_passive);
  5055. cmn->min_rest_time = __cpu_to_le32(arg->min_rest_time);
  5056. cmn->max_rest_time = __cpu_to_le32(arg->max_rest_time);
  5057. cmn->repeat_probe_time = __cpu_to_le32(arg->repeat_probe_time);
  5058. cmn->probe_spacing_time = __cpu_to_le32(arg->probe_spacing_time);
  5059. cmn->idle_time = __cpu_to_le32(arg->idle_time);
  5060. cmn->max_scan_time = __cpu_to_le32(arg->max_scan_time);
  5061. cmn->probe_delay = __cpu_to_le32(arg->probe_delay);
  5062. cmn->scan_ctrl_flags = __cpu_to_le32(arg->scan_ctrl_flags);
  5063. }
  5064. static void
  5065. ath10k_wmi_put_start_scan_tlvs(struct wmi_start_scan_tlvs *tlvs,
  5066. const struct wmi_start_scan_arg *arg)
  5067. {
  5068. struct wmi_ie_data *ie;
  5069. struct wmi_chan_list *channels;
  5070. struct wmi_ssid_list *ssids;
  5071. struct wmi_bssid_list *bssids;
  5072. void *ptr = tlvs->tlvs;
  5073. int i;
  5074. if (arg->n_channels) {
  5075. channels = ptr;
  5076. channels->tag = __cpu_to_le32(WMI_CHAN_LIST_TAG);
  5077. channels->num_chan = __cpu_to_le32(arg->n_channels);
  5078. for (i = 0; i < arg->n_channels; i++)
  5079. channels->channel_list[i].freq =
  5080. __cpu_to_le16(arg->channels[i]);
  5081. ptr += sizeof(*channels);
  5082. ptr += sizeof(__le32) * arg->n_channels;
  5083. }
  5084. if (arg->n_ssids) {
  5085. ssids = ptr;
  5086. ssids->tag = __cpu_to_le32(WMI_SSID_LIST_TAG);
  5087. ssids->num_ssids = __cpu_to_le32(arg->n_ssids);
  5088. for (i = 0; i < arg->n_ssids; i++) {
  5089. ssids->ssids[i].ssid_len =
  5090. __cpu_to_le32(arg->ssids[i].len);
  5091. memcpy(&ssids->ssids[i].ssid,
  5092. arg->ssids[i].ssid,
  5093. arg->ssids[i].len);
  5094. }
  5095. ptr += sizeof(*ssids);
  5096. ptr += sizeof(struct wmi_ssid) * arg->n_ssids;
  5097. }
  5098. if (arg->n_bssids) {
  5099. bssids = ptr;
  5100. bssids->tag = __cpu_to_le32(WMI_BSSID_LIST_TAG);
  5101. bssids->num_bssid = __cpu_to_le32(arg->n_bssids);
  5102. for (i = 0; i < arg->n_bssids; i++)
  5103. memcpy(&bssids->bssid_list[i],
  5104. arg->bssids[i].bssid,
  5105. ETH_ALEN);
  5106. ptr += sizeof(*bssids);
  5107. ptr += sizeof(struct wmi_mac_addr) * arg->n_bssids;
  5108. }
  5109. if (arg->ie_len) {
  5110. ie = ptr;
  5111. ie->tag = __cpu_to_le32(WMI_IE_TAG);
  5112. ie->ie_len = __cpu_to_le32(arg->ie_len);
  5113. memcpy(ie->ie_data, arg->ie, arg->ie_len);
  5114. ptr += sizeof(*ie);
  5115. ptr += roundup(arg->ie_len, 4);
  5116. }
  5117. }
  5118. static struct sk_buff *
  5119. ath10k_wmi_op_gen_start_scan(struct ath10k *ar,
  5120. const struct wmi_start_scan_arg *arg)
  5121. {
  5122. struct wmi_start_scan_cmd *cmd;
  5123. struct sk_buff *skb;
  5124. size_t len;
  5125. int ret;
  5126. ret = ath10k_wmi_start_scan_verify(arg);
  5127. if (ret)
  5128. return ERR_PTR(ret);
  5129. len = sizeof(*cmd) + ath10k_wmi_start_scan_tlvs_len(arg);
  5130. skb = ath10k_wmi_alloc_skb(ar, len);
  5131. if (!skb)
  5132. return ERR_PTR(-ENOMEM);
  5133. cmd = (struct wmi_start_scan_cmd *)skb->data;
  5134. ath10k_wmi_put_start_scan_common(&cmd->common, arg);
  5135. ath10k_wmi_put_start_scan_tlvs(&cmd->tlvs, arg);
  5136. cmd->burst_duration_ms = __cpu_to_le32(0);
  5137. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi start scan\n");
  5138. return skb;
  5139. }
  5140. static struct sk_buff *
  5141. ath10k_wmi_10x_op_gen_start_scan(struct ath10k *ar,
  5142. const struct wmi_start_scan_arg *arg)
  5143. {
  5144. struct wmi_10x_start_scan_cmd *cmd;
  5145. struct sk_buff *skb;
  5146. size_t len;
  5147. int ret;
  5148. ret = ath10k_wmi_start_scan_verify(arg);
  5149. if (ret)
  5150. return ERR_PTR(ret);
  5151. len = sizeof(*cmd) + ath10k_wmi_start_scan_tlvs_len(arg);
  5152. skb = ath10k_wmi_alloc_skb(ar, len);
  5153. if (!skb)
  5154. return ERR_PTR(-ENOMEM);
  5155. cmd = (struct wmi_10x_start_scan_cmd *)skb->data;
  5156. ath10k_wmi_put_start_scan_common(&cmd->common, arg);
  5157. ath10k_wmi_put_start_scan_tlvs(&cmd->tlvs, arg);
  5158. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi 10x start scan\n");
  5159. return skb;
  5160. }
  5161. void ath10k_wmi_start_scan_init(struct ath10k *ar,
  5162. struct wmi_start_scan_arg *arg)
  5163. {
  5164. /* setup commonly used values */
  5165. arg->scan_req_id = 1;
  5166. arg->scan_priority = WMI_SCAN_PRIORITY_LOW;
  5167. arg->dwell_time_active = 50;
  5168. arg->dwell_time_passive = 150;
  5169. arg->min_rest_time = 50;
  5170. arg->max_rest_time = 500;
  5171. arg->repeat_probe_time = 0;
  5172. arg->probe_spacing_time = 0;
  5173. arg->idle_time = 0;
  5174. arg->max_scan_time = 20000;
  5175. arg->probe_delay = 5;
  5176. arg->notify_scan_events = WMI_SCAN_EVENT_STARTED
  5177. | WMI_SCAN_EVENT_COMPLETED
  5178. | WMI_SCAN_EVENT_BSS_CHANNEL
  5179. | WMI_SCAN_EVENT_FOREIGN_CHANNEL
  5180. | WMI_SCAN_EVENT_DEQUEUED;
  5181. arg->scan_ctrl_flags |= WMI_SCAN_CHAN_STAT_EVENT;
  5182. arg->n_bssids = 1;
  5183. arg->bssids[0].bssid = "\xFF\xFF\xFF\xFF\xFF\xFF";
  5184. }
  5185. static struct sk_buff *
  5186. ath10k_wmi_op_gen_stop_scan(struct ath10k *ar,
  5187. const struct wmi_stop_scan_arg *arg)
  5188. {
  5189. struct wmi_stop_scan_cmd *cmd;
  5190. struct sk_buff *skb;
  5191. u32 scan_id;
  5192. u32 req_id;
  5193. if (arg->req_id > 0xFFF)
  5194. return ERR_PTR(-EINVAL);
  5195. if (arg->req_type == WMI_SCAN_STOP_ONE && arg->u.scan_id > 0xFFF)
  5196. return ERR_PTR(-EINVAL);
  5197. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5198. if (!skb)
  5199. return ERR_PTR(-ENOMEM);
  5200. scan_id = arg->u.scan_id;
  5201. scan_id |= WMI_HOST_SCAN_REQ_ID_PREFIX;
  5202. req_id = arg->req_id;
  5203. req_id |= WMI_HOST_SCAN_REQUESTOR_ID_PREFIX;
  5204. cmd = (struct wmi_stop_scan_cmd *)skb->data;
  5205. cmd->req_type = __cpu_to_le32(arg->req_type);
  5206. cmd->vdev_id = __cpu_to_le32(arg->u.vdev_id);
  5207. cmd->scan_id = __cpu_to_le32(scan_id);
  5208. cmd->scan_req_id = __cpu_to_le32(req_id);
  5209. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5210. "wmi stop scan reqid %d req_type %d vdev/scan_id %d\n",
  5211. arg->req_id, arg->req_type, arg->u.scan_id);
  5212. return skb;
  5213. }
  5214. static struct sk_buff *
  5215. ath10k_wmi_op_gen_vdev_create(struct ath10k *ar, u32 vdev_id,
  5216. enum wmi_vdev_type type,
  5217. enum wmi_vdev_subtype subtype,
  5218. const u8 macaddr[ETH_ALEN])
  5219. {
  5220. struct wmi_vdev_create_cmd *cmd;
  5221. struct sk_buff *skb;
  5222. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5223. if (!skb)
  5224. return ERR_PTR(-ENOMEM);
  5225. cmd = (struct wmi_vdev_create_cmd *)skb->data;
  5226. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5227. cmd->vdev_type = __cpu_to_le32(type);
  5228. cmd->vdev_subtype = __cpu_to_le32(subtype);
  5229. ether_addr_copy(cmd->vdev_macaddr.addr, macaddr);
  5230. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5231. "WMI vdev create: id %d type %d subtype %d macaddr %pM\n",
  5232. vdev_id, type, subtype, macaddr);
  5233. return skb;
  5234. }
  5235. static struct sk_buff *
  5236. ath10k_wmi_op_gen_vdev_delete(struct ath10k *ar, u32 vdev_id)
  5237. {
  5238. struct wmi_vdev_delete_cmd *cmd;
  5239. struct sk_buff *skb;
  5240. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5241. if (!skb)
  5242. return ERR_PTR(-ENOMEM);
  5243. cmd = (struct wmi_vdev_delete_cmd *)skb->data;
  5244. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5245. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5246. "WMI vdev delete id %d\n", vdev_id);
  5247. return skb;
  5248. }
  5249. static struct sk_buff *
  5250. ath10k_wmi_op_gen_vdev_start(struct ath10k *ar,
  5251. const struct wmi_vdev_start_request_arg *arg,
  5252. bool restart)
  5253. {
  5254. struct wmi_vdev_start_request_cmd *cmd;
  5255. struct sk_buff *skb;
  5256. const char *cmdname;
  5257. u32 flags = 0;
  5258. if (WARN_ON(arg->hidden_ssid && !arg->ssid))
  5259. return ERR_PTR(-EINVAL);
  5260. if (WARN_ON(arg->ssid_len > sizeof(cmd->ssid.ssid)))
  5261. return ERR_PTR(-EINVAL);
  5262. if (restart)
  5263. cmdname = "restart";
  5264. else
  5265. cmdname = "start";
  5266. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5267. if (!skb)
  5268. return ERR_PTR(-ENOMEM);
  5269. if (arg->hidden_ssid)
  5270. flags |= WMI_VDEV_START_HIDDEN_SSID;
  5271. if (arg->pmf_enabled)
  5272. flags |= WMI_VDEV_START_PMF_ENABLED;
  5273. cmd = (struct wmi_vdev_start_request_cmd *)skb->data;
  5274. cmd->vdev_id = __cpu_to_le32(arg->vdev_id);
  5275. cmd->disable_hw_ack = __cpu_to_le32(arg->disable_hw_ack);
  5276. cmd->beacon_interval = __cpu_to_le32(arg->bcn_intval);
  5277. cmd->dtim_period = __cpu_to_le32(arg->dtim_period);
  5278. cmd->flags = __cpu_to_le32(flags);
  5279. cmd->bcn_tx_rate = __cpu_to_le32(arg->bcn_tx_rate);
  5280. cmd->bcn_tx_power = __cpu_to_le32(arg->bcn_tx_power);
  5281. if (arg->ssid) {
  5282. cmd->ssid.ssid_len = __cpu_to_le32(arg->ssid_len);
  5283. memcpy(cmd->ssid.ssid, arg->ssid, arg->ssid_len);
  5284. }
  5285. ath10k_wmi_put_wmi_channel(&cmd->chan, &arg->channel);
  5286. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5287. "wmi vdev %s id 0x%x flags: 0x%0X, freq %d, mode %d, ch_flags: 0x%0X, max_power: %d\n",
  5288. cmdname, arg->vdev_id,
  5289. flags, arg->channel.freq, arg->channel.mode,
  5290. cmd->chan.flags, arg->channel.max_power);
  5291. return skb;
  5292. }
  5293. static struct sk_buff *
  5294. ath10k_wmi_op_gen_vdev_stop(struct ath10k *ar, u32 vdev_id)
  5295. {
  5296. struct wmi_vdev_stop_cmd *cmd;
  5297. struct sk_buff *skb;
  5298. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5299. if (!skb)
  5300. return ERR_PTR(-ENOMEM);
  5301. cmd = (struct wmi_vdev_stop_cmd *)skb->data;
  5302. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5303. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi vdev stop id 0x%x\n", vdev_id);
  5304. return skb;
  5305. }
  5306. static struct sk_buff *
  5307. ath10k_wmi_op_gen_vdev_up(struct ath10k *ar, u32 vdev_id, u32 aid,
  5308. const u8 *bssid)
  5309. {
  5310. struct wmi_vdev_up_cmd *cmd;
  5311. struct sk_buff *skb;
  5312. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5313. if (!skb)
  5314. return ERR_PTR(-ENOMEM);
  5315. cmd = (struct wmi_vdev_up_cmd *)skb->data;
  5316. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5317. cmd->vdev_assoc_id = __cpu_to_le32(aid);
  5318. ether_addr_copy(cmd->vdev_bssid.addr, bssid);
  5319. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5320. "wmi mgmt vdev up id 0x%x assoc id %d bssid %pM\n",
  5321. vdev_id, aid, bssid);
  5322. return skb;
  5323. }
  5324. static struct sk_buff *
  5325. ath10k_wmi_op_gen_vdev_down(struct ath10k *ar, u32 vdev_id)
  5326. {
  5327. struct wmi_vdev_down_cmd *cmd;
  5328. struct sk_buff *skb;
  5329. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5330. if (!skb)
  5331. return ERR_PTR(-ENOMEM);
  5332. cmd = (struct wmi_vdev_down_cmd *)skb->data;
  5333. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5334. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5335. "wmi mgmt vdev down id 0x%x\n", vdev_id);
  5336. return skb;
  5337. }
  5338. static struct sk_buff *
  5339. ath10k_wmi_op_gen_vdev_set_param(struct ath10k *ar, u32 vdev_id,
  5340. u32 param_id, u32 param_value)
  5341. {
  5342. struct wmi_vdev_set_param_cmd *cmd;
  5343. struct sk_buff *skb;
  5344. if (param_id == WMI_VDEV_PARAM_UNSUPPORTED) {
  5345. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5346. "vdev param %d not supported by firmware\n",
  5347. param_id);
  5348. return ERR_PTR(-EOPNOTSUPP);
  5349. }
  5350. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5351. if (!skb)
  5352. return ERR_PTR(-ENOMEM);
  5353. cmd = (struct wmi_vdev_set_param_cmd *)skb->data;
  5354. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5355. cmd->param_id = __cpu_to_le32(param_id);
  5356. cmd->param_value = __cpu_to_le32(param_value);
  5357. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5358. "wmi vdev id 0x%x set param %d value %d\n",
  5359. vdev_id, param_id, param_value);
  5360. return skb;
  5361. }
  5362. static struct sk_buff *
  5363. ath10k_wmi_op_gen_vdev_install_key(struct ath10k *ar,
  5364. const struct wmi_vdev_install_key_arg *arg)
  5365. {
  5366. struct wmi_vdev_install_key_cmd *cmd;
  5367. struct sk_buff *skb;
  5368. if (arg->key_cipher == WMI_CIPHER_NONE && arg->key_data != NULL)
  5369. return ERR_PTR(-EINVAL);
  5370. if (arg->key_cipher != WMI_CIPHER_NONE && arg->key_data == NULL)
  5371. return ERR_PTR(-EINVAL);
  5372. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd) + arg->key_len);
  5373. if (!skb)
  5374. return ERR_PTR(-ENOMEM);
  5375. cmd = (struct wmi_vdev_install_key_cmd *)skb->data;
  5376. cmd->vdev_id = __cpu_to_le32(arg->vdev_id);
  5377. cmd->key_idx = __cpu_to_le32(arg->key_idx);
  5378. cmd->key_flags = __cpu_to_le32(arg->key_flags);
  5379. cmd->key_cipher = __cpu_to_le32(arg->key_cipher);
  5380. cmd->key_len = __cpu_to_le32(arg->key_len);
  5381. cmd->key_txmic_len = __cpu_to_le32(arg->key_txmic_len);
  5382. cmd->key_rxmic_len = __cpu_to_le32(arg->key_rxmic_len);
  5383. if (arg->macaddr)
  5384. ether_addr_copy(cmd->peer_macaddr.addr, arg->macaddr);
  5385. if (arg->key_data)
  5386. memcpy(cmd->key_data, arg->key_data, arg->key_len);
  5387. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5388. "wmi vdev install key idx %d cipher %d len %d\n",
  5389. arg->key_idx, arg->key_cipher, arg->key_len);
  5390. return skb;
  5391. }
  5392. static struct sk_buff *
  5393. ath10k_wmi_op_gen_vdev_spectral_conf(struct ath10k *ar,
  5394. const struct wmi_vdev_spectral_conf_arg *arg)
  5395. {
  5396. struct wmi_vdev_spectral_conf_cmd *cmd;
  5397. struct sk_buff *skb;
  5398. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5399. if (!skb)
  5400. return ERR_PTR(-ENOMEM);
  5401. cmd = (struct wmi_vdev_spectral_conf_cmd *)skb->data;
  5402. cmd->vdev_id = __cpu_to_le32(arg->vdev_id);
  5403. cmd->scan_count = __cpu_to_le32(arg->scan_count);
  5404. cmd->scan_period = __cpu_to_le32(arg->scan_period);
  5405. cmd->scan_priority = __cpu_to_le32(arg->scan_priority);
  5406. cmd->scan_fft_size = __cpu_to_le32(arg->scan_fft_size);
  5407. cmd->scan_gc_ena = __cpu_to_le32(arg->scan_gc_ena);
  5408. cmd->scan_restart_ena = __cpu_to_le32(arg->scan_restart_ena);
  5409. cmd->scan_noise_floor_ref = __cpu_to_le32(arg->scan_noise_floor_ref);
  5410. cmd->scan_init_delay = __cpu_to_le32(arg->scan_init_delay);
  5411. cmd->scan_nb_tone_thr = __cpu_to_le32(arg->scan_nb_tone_thr);
  5412. cmd->scan_str_bin_thr = __cpu_to_le32(arg->scan_str_bin_thr);
  5413. cmd->scan_wb_rpt_mode = __cpu_to_le32(arg->scan_wb_rpt_mode);
  5414. cmd->scan_rssi_rpt_mode = __cpu_to_le32(arg->scan_rssi_rpt_mode);
  5415. cmd->scan_rssi_thr = __cpu_to_le32(arg->scan_rssi_thr);
  5416. cmd->scan_pwr_format = __cpu_to_le32(arg->scan_pwr_format);
  5417. cmd->scan_rpt_mode = __cpu_to_le32(arg->scan_rpt_mode);
  5418. cmd->scan_bin_scale = __cpu_to_le32(arg->scan_bin_scale);
  5419. cmd->scan_dbm_adj = __cpu_to_le32(arg->scan_dbm_adj);
  5420. cmd->scan_chn_mask = __cpu_to_le32(arg->scan_chn_mask);
  5421. return skb;
  5422. }
  5423. static struct sk_buff *
  5424. ath10k_wmi_op_gen_vdev_spectral_enable(struct ath10k *ar, u32 vdev_id,
  5425. u32 trigger, u32 enable)
  5426. {
  5427. struct wmi_vdev_spectral_enable_cmd *cmd;
  5428. struct sk_buff *skb;
  5429. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5430. if (!skb)
  5431. return ERR_PTR(-ENOMEM);
  5432. cmd = (struct wmi_vdev_spectral_enable_cmd *)skb->data;
  5433. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5434. cmd->trigger_cmd = __cpu_to_le32(trigger);
  5435. cmd->enable_cmd = __cpu_to_le32(enable);
  5436. return skb;
  5437. }
  5438. static struct sk_buff *
  5439. ath10k_wmi_op_gen_peer_create(struct ath10k *ar, u32 vdev_id,
  5440. const u8 peer_addr[ETH_ALEN],
  5441. enum wmi_peer_type peer_type)
  5442. {
  5443. struct wmi_peer_create_cmd *cmd;
  5444. struct sk_buff *skb;
  5445. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5446. if (!skb)
  5447. return ERR_PTR(-ENOMEM);
  5448. cmd = (struct wmi_peer_create_cmd *)skb->data;
  5449. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5450. ether_addr_copy(cmd->peer_macaddr.addr, peer_addr);
  5451. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5452. "wmi peer create vdev_id %d peer_addr %pM\n",
  5453. vdev_id, peer_addr);
  5454. return skb;
  5455. }
  5456. static struct sk_buff *
  5457. ath10k_wmi_op_gen_peer_delete(struct ath10k *ar, u32 vdev_id,
  5458. const u8 peer_addr[ETH_ALEN])
  5459. {
  5460. struct wmi_peer_delete_cmd *cmd;
  5461. struct sk_buff *skb;
  5462. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5463. if (!skb)
  5464. return ERR_PTR(-ENOMEM);
  5465. cmd = (struct wmi_peer_delete_cmd *)skb->data;
  5466. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5467. ether_addr_copy(cmd->peer_macaddr.addr, peer_addr);
  5468. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5469. "wmi peer delete vdev_id %d peer_addr %pM\n",
  5470. vdev_id, peer_addr);
  5471. return skb;
  5472. }
  5473. static struct sk_buff *
  5474. ath10k_wmi_op_gen_peer_flush(struct ath10k *ar, u32 vdev_id,
  5475. const u8 peer_addr[ETH_ALEN], u32 tid_bitmap)
  5476. {
  5477. struct wmi_peer_flush_tids_cmd *cmd;
  5478. struct sk_buff *skb;
  5479. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5480. if (!skb)
  5481. return ERR_PTR(-ENOMEM);
  5482. cmd = (struct wmi_peer_flush_tids_cmd *)skb->data;
  5483. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5484. cmd->peer_tid_bitmap = __cpu_to_le32(tid_bitmap);
  5485. ether_addr_copy(cmd->peer_macaddr.addr, peer_addr);
  5486. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5487. "wmi peer flush vdev_id %d peer_addr %pM tids %08x\n",
  5488. vdev_id, peer_addr, tid_bitmap);
  5489. return skb;
  5490. }
  5491. static struct sk_buff *
  5492. ath10k_wmi_op_gen_peer_set_param(struct ath10k *ar, u32 vdev_id,
  5493. const u8 *peer_addr,
  5494. enum wmi_peer_param param_id,
  5495. u32 param_value)
  5496. {
  5497. struct wmi_peer_set_param_cmd *cmd;
  5498. struct sk_buff *skb;
  5499. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5500. if (!skb)
  5501. return ERR_PTR(-ENOMEM);
  5502. cmd = (struct wmi_peer_set_param_cmd *)skb->data;
  5503. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5504. cmd->param_id = __cpu_to_le32(param_id);
  5505. cmd->param_value = __cpu_to_le32(param_value);
  5506. ether_addr_copy(cmd->peer_macaddr.addr, peer_addr);
  5507. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5508. "wmi vdev %d peer 0x%pM set param %d value %d\n",
  5509. vdev_id, peer_addr, param_id, param_value);
  5510. return skb;
  5511. }
  5512. static struct sk_buff *
  5513. ath10k_wmi_op_gen_set_psmode(struct ath10k *ar, u32 vdev_id,
  5514. enum wmi_sta_ps_mode psmode)
  5515. {
  5516. struct wmi_sta_powersave_mode_cmd *cmd;
  5517. struct sk_buff *skb;
  5518. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5519. if (!skb)
  5520. return ERR_PTR(-ENOMEM);
  5521. cmd = (struct wmi_sta_powersave_mode_cmd *)skb->data;
  5522. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5523. cmd->sta_ps_mode = __cpu_to_le32(psmode);
  5524. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5525. "wmi set powersave id 0x%x mode %d\n",
  5526. vdev_id, psmode);
  5527. return skb;
  5528. }
  5529. static struct sk_buff *
  5530. ath10k_wmi_op_gen_set_sta_ps(struct ath10k *ar, u32 vdev_id,
  5531. enum wmi_sta_powersave_param param_id,
  5532. u32 value)
  5533. {
  5534. struct wmi_sta_powersave_param_cmd *cmd;
  5535. struct sk_buff *skb;
  5536. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5537. if (!skb)
  5538. return ERR_PTR(-ENOMEM);
  5539. cmd = (struct wmi_sta_powersave_param_cmd *)skb->data;
  5540. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5541. cmd->param_id = __cpu_to_le32(param_id);
  5542. cmd->param_value = __cpu_to_le32(value);
  5543. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5544. "wmi sta ps param vdev_id 0x%x param %d value %d\n",
  5545. vdev_id, param_id, value);
  5546. return skb;
  5547. }
  5548. static struct sk_buff *
  5549. ath10k_wmi_op_gen_set_ap_ps(struct ath10k *ar, u32 vdev_id, const u8 *mac,
  5550. enum wmi_ap_ps_peer_param param_id, u32 value)
  5551. {
  5552. struct wmi_ap_ps_peer_cmd *cmd;
  5553. struct sk_buff *skb;
  5554. if (!mac)
  5555. return ERR_PTR(-EINVAL);
  5556. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5557. if (!skb)
  5558. return ERR_PTR(-ENOMEM);
  5559. cmd = (struct wmi_ap_ps_peer_cmd *)skb->data;
  5560. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5561. cmd->param_id = __cpu_to_le32(param_id);
  5562. cmd->param_value = __cpu_to_le32(value);
  5563. ether_addr_copy(cmd->peer_macaddr.addr, mac);
  5564. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5565. "wmi ap ps param vdev_id 0x%X param %d value %d mac_addr %pM\n",
  5566. vdev_id, param_id, value, mac);
  5567. return skb;
  5568. }
  5569. static struct sk_buff *
  5570. ath10k_wmi_op_gen_scan_chan_list(struct ath10k *ar,
  5571. const struct wmi_scan_chan_list_arg *arg)
  5572. {
  5573. struct wmi_scan_chan_list_cmd *cmd;
  5574. struct sk_buff *skb;
  5575. struct wmi_channel_arg *ch;
  5576. struct wmi_channel *ci;
  5577. int len;
  5578. int i;
  5579. len = sizeof(*cmd) + arg->n_channels * sizeof(struct wmi_channel);
  5580. skb = ath10k_wmi_alloc_skb(ar, len);
  5581. if (!skb)
  5582. return ERR_PTR(-EINVAL);
  5583. cmd = (struct wmi_scan_chan_list_cmd *)skb->data;
  5584. cmd->num_scan_chans = __cpu_to_le32(arg->n_channels);
  5585. for (i = 0; i < arg->n_channels; i++) {
  5586. ch = &arg->channels[i];
  5587. ci = &cmd->chan_info[i];
  5588. ath10k_wmi_put_wmi_channel(ci, ch);
  5589. }
  5590. return skb;
  5591. }
  5592. static void
  5593. ath10k_wmi_peer_assoc_fill(struct ath10k *ar, void *buf,
  5594. const struct wmi_peer_assoc_complete_arg *arg)
  5595. {
  5596. struct wmi_common_peer_assoc_complete_cmd *cmd = buf;
  5597. cmd->vdev_id = __cpu_to_le32(arg->vdev_id);
  5598. cmd->peer_new_assoc = __cpu_to_le32(arg->peer_reassoc ? 0 : 1);
  5599. cmd->peer_associd = __cpu_to_le32(arg->peer_aid);
  5600. cmd->peer_flags = __cpu_to_le32(arg->peer_flags);
  5601. cmd->peer_caps = __cpu_to_le32(arg->peer_caps);
  5602. cmd->peer_listen_intval = __cpu_to_le32(arg->peer_listen_intval);
  5603. cmd->peer_ht_caps = __cpu_to_le32(arg->peer_ht_caps);
  5604. cmd->peer_max_mpdu = __cpu_to_le32(arg->peer_max_mpdu);
  5605. cmd->peer_mpdu_density = __cpu_to_le32(arg->peer_mpdu_density);
  5606. cmd->peer_rate_caps = __cpu_to_le32(arg->peer_rate_caps);
  5607. cmd->peer_nss = __cpu_to_le32(arg->peer_num_spatial_streams);
  5608. cmd->peer_vht_caps = __cpu_to_le32(arg->peer_vht_caps);
  5609. cmd->peer_phymode = __cpu_to_le32(arg->peer_phymode);
  5610. ether_addr_copy(cmd->peer_macaddr.addr, arg->addr);
  5611. cmd->peer_legacy_rates.num_rates =
  5612. __cpu_to_le32(arg->peer_legacy_rates.num_rates);
  5613. memcpy(cmd->peer_legacy_rates.rates, arg->peer_legacy_rates.rates,
  5614. arg->peer_legacy_rates.num_rates);
  5615. cmd->peer_ht_rates.num_rates =
  5616. __cpu_to_le32(arg->peer_ht_rates.num_rates);
  5617. memcpy(cmd->peer_ht_rates.rates, arg->peer_ht_rates.rates,
  5618. arg->peer_ht_rates.num_rates);
  5619. cmd->peer_vht_rates.rx_max_rate =
  5620. __cpu_to_le32(arg->peer_vht_rates.rx_max_rate);
  5621. cmd->peer_vht_rates.rx_mcs_set =
  5622. __cpu_to_le32(arg->peer_vht_rates.rx_mcs_set);
  5623. cmd->peer_vht_rates.tx_max_rate =
  5624. __cpu_to_le32(arg->peer_vht_rates.tx_max_rate);
  5625. cmd->peer_vht_rates.tx_mcs_set =
  5626. __cpu_to_le32(arg->peer_vht_rates.tx_mcs_set);
  5627. }
  5628. static void
  5629. ath10k_wmi_peer_assoc_fill_main(struct ath10k *ar, void *buf,
  5630. const struct wmi_peer_assoc_complete_arg *arg)
  5631. {
  5632. struct wmi_main_peer_assoc_complete_cmd *cmd = buf;
  5633. ath10k_wmi_peer_assoc_fill(ar, buf, arg);
  5634. memset(cmd->peer_ht_info, 0, sizeof(cmd->peer_ht_info));
  5635. }
  5636. static void
  5637. ath10k_wmi_peer_assoc_fill_10_1(struct ath10k *ar, void *buf,
  5638. const struct wmi_peer_assoc_complete_arg *arg)
  5639. {
  5640. ath10k_wmi_peer_assoc_fill(ar, buf, arg);
  5641. }
  5642. static void
  5643. ath10k_wmi_peer_assoc_fill_10_2(struct ath10k *ar, void *buf,
  5644. const struct wmi_peer_assoc_complete_arg *arg)
  5645. {
  5646. struct wmi_10_2_peer_assoc_complete_cmd *cmd = buf;
  5647. int max_mcs, max_nss;
  5648. u32 info0;
  5649. /* TODO: Is using max values okay with firmware? */
  5650. max_mcs = 0xf;
  5651. max_nss = 0xf;
  5652. info0 = SM(max_mcs, WMI_PEER_ASSOC_INFO0_MAX_MCS_IDX) |
  5653. SM(max_nss, WMI_PEER_ASSOC_INFO0_MAX_NSS);
  5654. ath10k_wmi_peer_assoc_fill(ar, buf, arg);
  5655. cmd->info0 = __cpu_to_le32(info0);
  5656. }
  5657. static void
  5658. ath10k_wmi_peer_assoc_fill_10_4(struct ath10k *ar, void *buf,
  5659. const struct wmi_peer_assoc_complete_arg *arg)
  5660. {
  5661. struct wmi_10_4_peer_assoc_complete_cmd *cmd = buf;
  5662. ath10k_wmi_peer_assoc_fill_10_2(ar, buf, arg);
  5663. cmd->peer_bw_rxnss_override = 0;
  5664. }
  5665. static int
  5666. ath10k_wmi_peer_assoc_check_arg(const struct wmi_peer_assoc_complete_arg *arg)
  5667. {
  5668. if (arg->peer_mpdu_density > 16)
  5669. return -EINVAL;
  5670. if (arg->peer_legacy_rates.num_rates > MAX_SUPPORTED_RATES)
  5671. return -EINVAL;
  5672. if (arg->peer_ht_rates.num_rates > MAX_SUPPORTED_RATES)
  5673. return -EINVAL;
  5674. return 0;
  5675. }
  5676. static struct sk_buff *
  5677. ath10k_wmi_op_gen_peer_assoc(struct ath10k *ar,
  5678. const struct wmi_peer_assoc_complete_arg *arg)
  5679. {
  5680. size_t len = sizeof(struct wmi_main_peer_assoc_complete_cmd);
  5681. struct sk_buff *skb;
  5682. int ret;
  5683. ret = ath10k_wmi_peer_assoc_check_arg(arg);
  5684. if (ret)
  5685. return ERR_PTR(ret);
  5686. skb = ath10k_wmi_alloc_skb(ar, len);
  5687. if (!skb)
  5688. return ERR_PTR(-ENOMEM);
  5689. ath10k_wmi_peer_assoc_fill_main(ar, skb->data, arg);
  5690. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5691. "wmi peer assoc vdev %d addr %pM (%s)\n",
  5692. arg->vdev_id, arg->addr,
  5693. arg->peer_reassoc ? "reassociate" : "new");
  5694. return skb;
  5695. }
  5696. static struct sk_buff *
  5697. ath10k_wmi_10_1_op_gen_peer_assoc(struct ath10k *ar,
  5698. const struct wmi_peer_assoc_complete_arg *arg)
  5699. {
  5700. size_t len = sizeof(struct wmi_10_1_peer_assoc_complete_cmd);
  5701. struct sk_buff *skb;
  5702. int ret;
  5703. ret = ath10k_wmi_peer_assoc_check_arg(arg);
  5704. if (ret)
  5705. return ERR_PTR(ret);
  5706. skb = ath10k_wmi_alloc_skb(ar, len);
  5707. if (!skb)
  5708. return ERR_PTR(-ENOMEM);
  5709. ath10k_wmi_peer_assoc_fill_10_1(ar, skb->data, arg);
  5710. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5711. "wmi peer assoc vdev %d addr %pM (%s)\n",
  5712. arg->vdev_id, arg->addr,
  5713. arg->peer_reassoc ? "reassociate" : "new");
  5714. return skb;
  5715. }
  5716. static struct sk_buff *
  5717. ath10k_wmi_10_2_op_gen_peer_assoc(struct ath10k *ar,
  5718. const struct wmi_peer_assoc_complete_arg *arg)
  5719. {
  5720. size_t len = sizeof(struct wmi_10_2_peer_assoc_complete_cmd);
  5721. struct sk_buff *skb;
  5722. int ret;
  5723. ret = ath10k_wmi_peer_assoc_check_arg(arg);
  5724. if (ret)
  5725. return ERR_PTR(ret);
  5726. skb = ath10k_wmi_alloc_skb(ar, len);
  5727. if (!skb)
  5728. return ERR_PTR(-ENOMEM);
  5729. ath10k_wmi_peer_assoc_fill_10_2(ar, skb->data, arg);
  5730. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5731. "wmi peer assoc vdev %d addr %pM (%s)\n",
  5732. arg->vdev_id, arg->addr,
  5733. arg->peer_reassoc ? "reassociate" : "new");
  5734. return skb;
  5735. }
  5736. static struct sk_buff *
  5737. ath10k_wmi_10_4_op_gen_peer_assoc(struct ath10k *ar,
  5738. const struct wmi_peer_assoc_complete_arg *arg)
  5739. {
  5740. size_t len = sizeof(struct wmi_10_4_peer_assoc_complete_cmd);
  5741. struct sk_buff *skb;
  5742. int ret;
  5743. ret = ath10k_wmi_peer_assoc_check_arg(arg);
  5744. if (ret)
  5745. return ERR_PTR(ret);
  5746. skb = ath10k_wmi_alloc_skb(ar, len);
  5747. if (!skb)
  5748. return ERR_PTR(-ENOMEM);
  5749. ath10k_wmi_peer_assoc_fill_10_4(ar, skb->data, arg);
  5750. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5751. "wmi peer assoc vdev %d addr %pM (%s)\n",
  5752. arg->vdev_id, arg->addr,
  5753. arg->peer_reassoc ? "reassociate" : "new");
  5754. return skb;
  5755. }
  5756. static struct sk_buff *
  5757. ath10k_wmi_10_2_op_gen_pdev_get_temperature(struct ath10k *ar)
  5758. {
  5759. struct sk_buff *skb;
  5760. skb = ath10k_wmi_alloc_skb(ar, 0);
  5761. if (!skb)
  5762. return ERR_PTR(-ENOMEM);
  5763. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi pdev get temperature\n");
  5764. return skb;
  5765. }
  5766. /* This function assumes the beacon is already DMA mapped */
  5767. static struct sk_buff *
  5768. ath10k_wmi_op_gen_beacon_dma(struct ath10k *ar, u32 vdev_id, const void *bcn,
  5769. size_t bcn_len, u32 bcn_paddr, bool dtim_zero,
  5770. bool deliver_cab)
  5771. {
  5772. struct wmi_bcn_tx_ref_cmd *cmd;
  5773. struct sk_buff *skb;
  5774. struct ieee80211_hdr *hdr;
  5775. u16 fc;
  5776. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5777. if (!skb)
  5778. return ERR_PTR(-ENOMEM);
  5779. hdr = (struct ieee80211_hdr *)bcn;
  5780. fc = le16_to_cpu(hdr->frame_control);
  5781. cmd = (struct wmi_bcn_tx_ref_cmd *)skb->data;
  5782. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5783. cmd->data_len = __cpu_to_le32(bcn_len);
  5784. cmd->data_ptr = __cpu_to_le32(bcn_paddr);
  5785. cmd->msdu_id = 0;
  5786. cmd->frame_control = __cpu_to_le32(fc);
  5787. cmd->flags = 0;
  5788. cmd->antenna_mask = __cpu_to_le32(WMI_BCN_TX_REF_DEF_ANTENNA);
  5789. if (dtim_zero)
  5790. cmd->flags |= __cpu_to_le32(WMI_BCN_TX_REF_FLAG_DTIM_ZERO);
  5791. if (deliver_cab)
  5792. cmd->flags |= __cpu_to_le32(WMI_BCN_TX_REF_FLAG_DELIVER_CAB);
  5793. return skb;
  5794. }
  5795. void ath10k_wmi_set_wmm_param(struct wmi_wmm_params *params,
  5796. const struct wmi_wmm_params_arg *arg)
  5797. {
  5798. params->cwmin = __cpu_to_le32(arg->cwmin);
  5799. params->cwmax = __cpu_to_le32(arg->cwmax);
  5800. params->aifs = __cpu_to_le32(arg->aifs);
  5801. params->txop = __cpu_to_le32(arg->txop);
  5802. params->acm = __cpu_to_le32(arg->acm);
  5803. params->no_ack = __cpu_to_le32(arg->no_ack);
  5804. }
  5805. static struct sk_buff *
  5806. ath10k_wmi_op_gen_pdev_set_wmm(struct ath10k *ar,
  5807. const struct wmi_wmm_params_all_arg *arg)
  5808. {
  5809. struct wmi_pdev_set_wmm_params *cmd;
  5810. struct sk_buff *skb;
  5811. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5812. if (!skb)
  5813. return ERR_PTR(-ENOMEM);
  5814. cmd = (struct wmi_pdev_set_wmm_params *)skb->data;
  5815. ath10k_wmi_set_wmm_param(&cmd->ac_be, &arg->ac_be);
  5816. ath10k_wmi_set_wmm_param(&cmd->ac_bk, &arg->ac_bk);
  5817. ath10k_wmi_set_wmm_param(&cmd->ac_vi, &arg->ac_vi);
  5818. ath10k_wmi_set_wmm_param(&cmd->ac_vo, &arg->ac_vo);
  5819. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi pdev set wmm params\n");
  5820. return skb;
  5821. }
  5822. static struct sk_buff *
  5823. ath10k_wmi_op_gen_request_stats(struct ath10k *ar, u32 stats_mask)
  5824. {
  5825. struct wmi_request_stats_cmd *cmd;
  5826. struct sk_buff *skb;
  5827. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5828. if (!skb)
  5829. return ERR_PTR(-ENOMEM);
  5830. cmd = (struct wmi_request_stats_cmd *)skb->data;
  5831. cmd->stats_id = __cpu_to_le32(stats_mask);
  5832. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi request stats 0x%08x\n",
  5833. stats_mask);
  5834. return skb;
  5835. }
  5836. static struct sk_buff *
  5837. ath10k_wmi_op_gen_force_fw_hang(struct ath10k *ar,
  5838. enum wmi_force_fw_hang_type type, u32 delay_ms)
  5839. {
  5840. struct wmi_force_fw_hang_cmd *cmd;
  5841. struct sk_buff *skb;
  5842. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5843. if (!skb)
  5844. return ERR_PTR(-ENOMEM);
  5845. cmd = (struct wmi_force_fw_hang_cmd *)skb->data;
  5846. cmd->type = __cpu_to_le32(type);
  5847. cmd->delay_ms = __cpu_to_le32(delay_ms);
  5848. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi force fw hang %d delay %d\n",
  5849. type, delay_ms);
  5850. return skb;
  5851. }
  5852. static struct sk_buff *
  5853. ath10k_wmi_op_gen_dbglog_cfg(struct ath10k *ar, u32 module_enable,
  5854. u32 log_level)
  5855. {
  5856. struct wmi_dbglog_cfg_cmd *cmd;
  5857. struct sk_buff *skb;
  5858. u32 cfg;
  5859. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5860. if (!skb)
  5861. return ERR_PTR(-ENOMEM);
  5862. cmd = (struct wmi_dbglog_cfg_cmd *)skb->data;
  5863. if (module_enable) {
  5864. cfg = SM(log_level,
  5865. ATH10K_DBGLOG_CFG_LOG_LVL);
  5866. } else {
  5867. /* set back defaults, all modules with WARN level */
  5868. cfg = SM(ATH10K_DBGLOG_LEVEL_WARN,
  5869. ATH10K_DBGLOG_CFG_LOG_LVL);
  5870. module_enable = ~0;
  5871. }
  5872. cmd->module_enable = __cpu_to_le32(module_enable);
  5873. cmd->module_valid = __cpu_to_le32(~0);
  5874. cmd->config_enable = __cpu_to_le32(cfg);
  5875. cmd->config_valid = __cpu_to_le32(ATH10K_DBGLOG_CFG_LOG_LVL_MASK);
  5876. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5877. "wmi dbglog cfg modules %08x %08x config %08x %08x\n",
  5878. __le32_to_cpu(cmd->module_enable),
  5879. __le32_to_cpu(cmd->module_valid),
  5880. __le32_to_cpu(cmd->config_enable),
  5881. __le32_to_cpu(cmd->config_valid));
  5882. return skb;
  5883. }
  5884. static struct sk_buff *
  5885. ath10k_wmi_op_gen_pktlog_enable(struct ath10k *ar, u32 ev_bitmap)
  5886. {
  5887. struct wmi_pdev_pktlog_enable_cmd *cmd;
  5888. struct sk_buff *skb;
  5889. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5890. if (!skb)
  5891. return ERR_PTR(-ENOMEM);
  5892. ev_bitmap &= ATH10K_PKTLOG_ANY;
  5893. cmd = (struct wmi_pdev_pktlog_enable_cmd *)skb->data;
  5894. cmd->ev_bitmap = __cpu_to_le32(ev_bitmap);
  5895. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi enable pktlog filter 0x%08x\n",
  5896. ev_bitmap);
  5897. return skb;
  5898. }
  5899. static struct sk_buff *
  5900. ath10k_wmi_op_gen_pktlog_disable(struct ath10k *ar)
  5901. {
  5902. struct sk_buff *skb;
  5903. skb = ath10k_wmi_alloc_skb(ar, 0);
  5904. if (!skb)
  5905. return ERR_PTR(-ENOMEM);
  5906. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi disable pktlog\n");
  5907. return skb;
  5908. }
  5909. static struct sk_buff *
  5910. ath10k_wmi_op_gen_pdev_set_quiet_mode(struct ath10k *ar, u32 period,
  5911. u32 duration, u32 next_offset,
  5912. u32 enabled)
  5913. {
  5914. struct wmi_pdev_set_quiet_cmd *cmd;
  5915. struct sk_buff *skb;
  5916. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5917. if (!skb)
  5918. return ERR_PTR(-ENOMEM);
  5919. cmd = (struct wmi_pdev_set_quiet_cmd *)skb->data;
  5920. cmd->period = __cpu_to_le32(period);
  5921. cmd->duration = __cpu_to_le32(duration);
  5922. cmd->next_start = __cpu_to_le32(next_offset);
  5923. cmd->enabled = __cpu_to_le32(enabled);
  5924. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5925. "wmi quiet param: period %u duration %u enabled %d\n",
  5926. period, duration, enabled);
  5927. return skb;
  5928. }
  5929. static struct sk_buff *
  5930. ath10k_wmi_op_gen_addba_clear_resp(struct ath10k *ar, u32 vdev_id,
  5931. const u8 *mac)
  5932. {
  5933. struct wmi_addba_clear_resp_cmd *cmd;
  5934. struct sk_buff *skb;
  5935. if (!mac)
  5936. return ERR_PTR(-EINVAL);
  5937. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5938. if (!skb)
  5939. return ERR_PTR(-ENOMEM);
  5940. cmd = (struct wmi_addba_clear_resp_cmd *)skb->data;
  5941. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5942. ether_addr_copy(cmd->peer_macaddr.addr, mac);
  5943. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5944. "wmi addba clear resp vdev_id 0x%X mac_addr %pM\n",
  5945. vdev_id, mac);
  5946. return skb;
  5947. }
  5948. static struct sk_buff *
  5949. ath10k_wmi_op_gen_addba_send(struct ath10k *ar, u32 vdev_id, const u8 *mac,
  5950. u32 tid, u32 buf_size)
  5951. {
  5952. struct wmi_addba_send_cmd *cmd;
  5953. struct sk_buff *skb;
  5954. if (!mac)
  5955. return ERR_PTR(-EINVAL);
  5956. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5957. if (!skb)
  5958. return ERR_PTR(-ENOMEM);
  5959. cmd = (struct wmi_addba_send_cmd *)skb->data;
  5960. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5961. ether_addr_copy(cmd->peer_macaddr.addr, mac);
  5962. cmd->tid = __cpu_to_le32(tid);
  5963. cmd->buffersize = __cpu_to_le32(buf_size);
  5964. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5965. "wmi addba send vdev_id 0x%X mac_addr %pM tid %u bufsize %u\n",
  5966. vdev_id, mac, tid, buf_size);
  5967. return skb;
  5968. }
  5969. static struct sk_buff *
  5970. ath10k_wmi_op_gen_addba_set_resp(struct ath10k *ar, u32 vdev_id, const u8 *mac,
  5971. u32 tid, u32 status)
  5972. {
  5973. struct wmi_addba_setresponse_cmd *cmd;
  5974. struct sk_buff *skb;
  5975. if (!mac)
  5976. return ERR_PTR(-EINVAL);
  5977. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5978. if (!skb)
  5979. return ERR_PTR(-ENOMEM);
  5980. cmd = (struct wmi_addba_setresponse_cmd *)skb->data;
  5981. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5982. ether_addr_copy(cmd->peer_macaddr.addr, mac);
  5983. cmd->tid = __cpu_to_le32(tid);
  5984. cmd->statuscode = __cpu_to_le32(status);
  5985. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5986. "wmi addba set resp vdev_id 0x%X mac_addr %pM tid %u status %u\n",
  5987. vdev_id, mac, tid, status);
  5988. return skb;
  5989. }
  5990. static struct sk_buff *
  5991. ath10k_wmi_op_gen_delba_send(struct ath10k *ar, u32 vdev_id, const u8 *mac,
  5992. u32 tid, u32 initiator, u32 reason)
  5993. {
  5994. struct wmi_delba_send_cmd *cmd;
  5995. struct sk_buff *skb;
  5996. if (!mac)
  5997. return ERR_PTR(-EINVAL);
  5998. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5999. if (!skb)
  6000. return ERR_PTR(-ENOMEM);
  6001. cmd = (struct wmi_delba_send_cmd *)skb->data;
  6002. cmd->vdev_id = __cpu_to_le32(vdev_id);
  6003. ether_addr_copy(cmd->peer_macaddr.addr, mac);
  6004. cmd->tid = __cpu_to_le32(tid);
  6005. cmd->initiator = __cpu_to_le32(initiator);
  6006. cmd->reasoncode = __cpu_to_le32(reason);
  6007. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6008. "wmi delba send vdev_id 0x%X mac_addr %pM tid %u initiator %u reason %u\n",
  6009. vdev_id, mac, tid, initiator, reason);
  6010. return skb;
  6011. }
  6012. static struct sk_buff *
  6013. ath10k_wmi_10_2_4_op_gen_pdev_get_tpc_config(struct ath10k *ar, u32 param)
  6014. {
  6015. struct wmi_pdev_get_tpc_config_cmd *cmd;
  6016. struct sk_buff *skb;
  6017. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6018. if (!skb)
  6019. return ERR_PTR(-ENOMEM);
  6020. cmd = (struct wmi_pdev_get_tpc_config_cmd *)skb->data;
  6021. cmd->param = __cpu_to_le32(param);
  6022. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6023. "wmi pdev get tcp config param:%d\n", param);
  6024. return skb;
  6025. }
  6026. size_t ath10k_wmi_fw_stats_num_peers(struct list_head *head)
  6027. {
  6028. struct ath10k_fw_stats_peer *i;
  6029. size_t num = 0;
  6030. list_for_each_entry(i, head, list)
  6031. ++num;
  6032. return num;
  6033. }
  6034. size_t ath10k_wmi_fw_stats_num_vdevs(struct list_head *head)
  6035. {
  6036. struct ath10k_fw_stats_vdev *i;
  6037. size_t num = 0;
  6038. list_for_each_entry(i, head, list)
  6039. ++num;
  6040. return num;
  6041. }
  6042. static void
  6043. ath10k_wmi_fw_pdev_base_stats_fill(const struct ath10k_fw_stats_pdev *pdev,
  6044. char *buf, u32 *length)
  6045. {
  6046. u32 len = *length;
  6047. u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
  6048. len += scnprintf(buf + len, buf_len - len, "\n");
  6049. len += scnprintf(buf + len, buf_len - len, "%30s\n",
  6050. "ath10k PDEV stats");
  6051. len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
  6052. "=================");
  6053. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6054. "Channel noise floor", pdev->ch_noise_floor);
  6055. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6056. "Channel TX power", pdev->chan_tx_power);
  6057. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6058. "TX frame count", pdev->tx_frame_count);
  6059. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6060. "RX frame count", pdev->rx_frame_count);
  6061. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6062. "RX clear count", pdev->rx_clear_count);
  6063. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6064. "Cycle count", pdev->cycle_count);
  6065. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6066. "PHY error count", pdev->phy_err_count);
  6067. *length = len;
  6068. }
  6069. static void
  6070. ath10k_wmi_fw_pdev_extra_stats_fill(const struct ath10k_fw_stats_pdev *pdev,
  6071. char *buf, u32 *length)
  6072. {
  6073. u32 len = *length;
  6074. u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
  6075. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6076. "RTS bad count", pdev->rts_bad);
  6077. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6078. "RTS good count", pdev->rts_good);
  6079. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6080. "FCS bad count", pdev->fcs_bad);
  6081. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6082. "No beacon count", pdev->no_beacons);
  6083. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6084. "MIB int count", pdev->mib_int_count);
  6085. len += scnprintf(buf + len, buf_len - len, "\n");
  6086. *length = len;
  6087. }
  6088. static void
  6089. ath10k_wmi_fw_pdev_tx_stats_fill(const struct ath10k_fw_stats_pdev *pdev,
  6090. char *buf, u32 *length)
  6091. {
  6092. u32 len = *length;
  6093. u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
  6094. len += scnprintf(buf + len, buf_len - len, "\n%30s\n",
  6095. "ath10k PDEV TX stats");
  6096. len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
  6097. "=================");
  6098. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6099. "HTT cookies queued", pdev->comp_queued);
  6100. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6101. "HTT cookies disp.", pdev->comp_delivered);
  6102. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6103. "MSDU queued", pdev->msdu_enqued);
  6104. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6105. "MPDU queued", pdev->mpdu_enqued);
  6106. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6107. "MSDUs dropped", pdev->wmm_drop);
  6108. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6109. "Local enqued", pdev->local_enqued);
  6110. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6111. "Local freed", pdev->local_freed);
  6112. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6113. "HW queued", pdev->hw_queued);
  6114. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6115. "PPDUs reaped", pdev->hw_reaped);
  6116. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6117. "Num underruns", pdev->underrun);
  6118. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6119. "PPDUs cleaned", pdev->tx_abort);
  6120. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6121. "MPDUs requed", pdev->mpdus_requed);
  6122. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6123. "Excessive retries", pdev->tx_ko);
  6124. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6125. "HW rate", pdev->data_rc);
  6126. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6127. "Sched self tiggers", pdev->self_triggers);
  6128. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6129. "Dropped due to SW retries",
  6130. pdev->sw_retry_failure);
  6131. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6132. "Illegal rate phy errors",
  6133. pdev->illgl_rate_phy_err);
  6134. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6135. "Pdev continuous xretry", pdev->pdev_cont_xretry);
  6136. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6137. "TX timeout", pdev->pdev_tx_timeout);
  6138. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6139. "PDEV resets", pdev->pdev_resets);
  6140. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6141. "PHY underrun", pdev->phy_underrun);
  6142. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6143. "MPDU is more than txop limit", pdev->txop_ovf);
  6144. *length = len;
  6145. }
  6146. static void
  6147. ath10k_wmi_fw_pdev_rx_stats_fill(const struct ath10k_fw_stats_pdev *pdev,
  6148. char *buf, u32 *length)
  6149. {
  6150. u32 len = *length;
  6151. u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
  6152. len += scnprintf(buf + len, buf_len - len, "\n%30s\n",
  6153. "ath10k PDEV RX stats");
  6154. len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
  6155. "=================");
  6156. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6157. "Mid PPDU route change",
  6158. pdev->mid_ppdu_route_change);
  6159. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6160. "Tot. number of statuses", pdev->status_rcvd);
  6161. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6162. "Extra frags on rings 0", pdev->r0_frags);
  6163. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6164. "Extra frags on rings 1", pdev->r1_frags);
  6165. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6166. "Extra frags on rings 2", pdev->r2_frags);
  6167. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6168. "Extra frags on rings 3", pdev->r3_frags);
  6169. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6170. "MSDUs delivered to HTT", pdev->htt_msdus);
  6171. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6172. "MPDUs delivered to HTT", pdev->htt_mpdus);
  6173. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6174. "MSDUs delivered to stack", pdev->loc_msdus);
  6175. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6176. "MPDUs delivered to stack", pdev->loc_mpdus);
  6177. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6178. "Oversized AMSUs", pdev->oversize_amsdu);
  6179. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6180. "PHY errors", pdev->phy_errs);
  6181. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6182. "PHY errors drops", pdev->phy_err_drop);
  6183. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6184. "MPDU errors (FCS, MIC, ENC)", pdev->mpdu_errs);
  6185. *length = len;
  6186. }
  6187. static void
  6188. ath10k_wmi_fw_vdev_stats_fill(const struct ath10k_fw_stats_vdev *vdev,
  6189. char *buf, u32 *length)
  6190. {
  6191. u32 len = *length;
  6192. u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
  6193. int i;
  6194. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6195. "vdev id", vdev->vdev_id);
  6196. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6197. "beacon snr", vdev->beacon_snr);
  6198. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6199. "data snr", vdev->data_snr);
  6200. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6201. "num rx frames", vdev->num_rx_frames);
  6202. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6203. "num rts fail", vdev->num_rts_fail);
  6204. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6205. "num rts success", vdev->num_rts_success);
  6206. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6207. "num rx err", vdev->num_rx_err);
  6208. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6209. "num rx discard", vdev->num_rx_discard);
  6210. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6211. "num tx not acked", vdev->num_tx_not_acked);
  6212. for (i = 0 ; i < ARRAY_SIZE(vdev->num_tx_frames); i++)
  6213. len += scnprintf(buf + len, buf_len - len,
  6214. "%25s [%02d] %u\n",
  6215. "num tx frames", i,
  6216. vdev->num_tx_frames[i]);
  6217. for (i = 0 ; i < ARRAY_SIZE(vdev->num_tx_frames_retries); i++)
  6218. len += scnprintf(buf + len, buf_len - len,
  6219. "%25s [%02d] %u\n",
  6220. "num tx frames retries", i,
  6221. vdev->num_tx_frames_retries[i]);
  6222. for (i = 0 ; i < ARRAY_SIZE(vdev->num_tx_frames_failures); i++)
  6223. len += scnprintf(buf + len, buf_len - len,
  6224. "%25s [%02d] %u\n",
  6225. "num tx frames failures", i,
  6226. vdev->num_tx_frames_failures[i]);
  6227. for (i = 0 ; i < ARRAY_SIZE(vdev->tx_rate_history); i++)
  6228. len += scnprintf(buf + len, buf_len - len,
  6229. "%25s [%02d] 0x%08x\n",
  6230. "tx rate history", i,
  6231. vdev->tx_rate_history[i]);
  6232. for (i = 0 ; i < ARRAY_SIZE(vdev->beacon_rssi_history); i++)
  6233. len += scnprintf(buf + len, buf_len - len,
  6234. "%25s [%02d] %u\n",
  6235. "beacon rssi history", i,
  6236. vdev->beacon_rssi_history[i]);
  6237. len += scnprintf(buf + len, buf_len - len, "\n");
  6238. *length = len;
  6239. }
  6240. static void
  6241. ath10k_wmi_fw_peer_stats_fill(const struct ath10k_fw_stats_peer *peer,
  6242. char *buf, u32 *length)
  6243. {
  6244. u32 len = *length;
  6245. u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
  6246. len += scnprintf(buf + len, buf_len - len, "%30s %pM\n",
  6247. "Peer MAC address", peer->peer_macaddr);
  6248. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6249. "Peer RSSI", peer->peer_rssi);
  6250. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6251. "Peer TX rate", peer->peer_tx_rate);
  6252. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6253. "Peer RX rate", peer->peer_rx_rate);
  6254. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6255. "Peer RX duration", peer->rx_duration);
  6256. len += scnprintf(buf + len, buf_len - len, "\n");
  6257. *length = len;
  6258. }
  6259. void ath10k_wmi_main_op_fw_stats_fill(struct ath10k *ar,
  6260. struct ath10k_fw_stats *fw_stats,
  6261. char *buf)
  6262. {
  6263. u32 len = 0;
  6264. u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
  6265. const struct ath10k_fw_stats_pdev *pdev;
  6266. const struct ath10k_fw_stats_vdev *vdev;
  6267. const struct ath10k_fw_stats_peer *peer;
  6268. size_t num_peers;
  6269. size_t num_vdevs;
  6270. spin_lock_bh(&ar->data_lock);
  6271. pdev = list_first_entry_or_null(&fw_stats->pdevs,
  6272. struct ath10k_fw_stats_pdev, list);
  6273. if (!pdev) {
  6274. ath10k_warn(ar, "failed to get pdev stats\n");
  6275. goto unlock;
  6276. }
  6277. num_peers = ath10k_wmi_fw_stats_num_peers(&fw_stats->peers);
  6278. num_vdevs = ath10k_wmi_fw_stats_num_vdevs(&fw_stats->vdevs);
  6279. ath10k_wmi_fw_pdev_base_stats_fill(pdev, buf, &len);
  6280. ath10k_wmi_fw_pdev_tx_stats_fill(pdev, buf, &len);
  6281. ath10k_wmi_fw_pdev_rx_stats_fill(pdev, buf, &len);
  6282. len += scnprintf(buf + len, buf_len - len, "\n");
  6283. len += scnprintf(buf + len, buf_len - len, "%30s (%zu)\n",
  6284. "ath10k VDEV stats", num_vdevs);
  6285. len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
  6286. "=================");
  6287. list_for_each_entry(vdev, &fw_stats->vdevs, list) {
  6288. ath10k_wmi_fw_vdev_stats_fill(vdev, buf, &len);
  6289. }
  6290. len += scnprintf(buf + len, buf_len - len, "\n");
  6291. len += scnprintf(buf + len, buf_len - len, "%30s (%zu)\n",
  6292. "ath10k PEER stats", num_peers);
  6293. len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
  6294. "=================");
  6295. list_for_each_entry(peer, &fw_stats->peers, list) {
  6296. ath10k_wmi_fw_peer_stats_fill(peer, buf, &len);
  6297. }
  6298. unlock:
  6299. spin_unlock_bh(&ar->data_lock);
  6300. if (len >= buf_len)
  6301. buf[len - 1] = 0;
  6302. else
  6303. buf[len] = 0;
  6304. }
  6305. void ath10k_wmi_10x_op_fw_stats_fill(struct ath10k *ar,
  6306. struct ath10k_fw_stats *fw_stats,
  6307. char *buf)
  6308. {
  6309. unsigned int len = 0;
  6310. unsigned int buf_len = ATH10K_FW_STATS_BUF_SIZE;
  6311. const struct ath10k_fw_stats_pdev *pdev;
  6312. const struct ath10k_fw_stats_vdev *vdev;
  6313. const struct ath10k_fw_stats_peer *peer;
  6314. size_t num_peers;
  6315. size_t num_vdevs;
  6316. spin_lock_bh(&ar->data_lock);
  6317. pdev = list_first_entry_or_null(&fw_stats->pdevs,
  6318. struct ath10k_fw_stats_pdev, list);
  6319. if (!pdev) {
  6320. ath10k_warn(ar, "failed to get pdev stats\n");
  6321. goto unlock;
  6322. }
  6323. num_peers = ath10k_wmi_fw_stats_num_peers(&fw_stats->peers);
  6324. num_vdevs = ath10k_wmi_fw_stats_num_vdevs(&fw_stats->vdevs);
  6325. ath10k_wmi_fw_pdev_base_stats_fill(pdev, buf, &len);
  6326. ath10k_wmi_fw_pdev_extra_stats_fill(pdev, buf, &len);
  6327. ath10k_wmi_fw_pdev_tx_stats_fill(pdev, buf, &len);
  6328. ath10k_wmi_fw_pdev_rx_stats_fill(pdev, buf, &len);
  6329. len += scnprintf(buf + len, buf_len - len, "\n");
  6330. len += scnprintf(buf + len, buf_len - len, "%30s (%zu)\n",
  6331. "ath10k VDEV stats", num_vdevs);
  6332. len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
  6333. "=================");
  6334. list_for_each_entry(vdev, &fw_stats->vdevs, list) {
  6335. ath10k_wmi_fw_vdev_stats_fill(vdev, buf, &len);
  6336. }
  6337. len += scnprintf(buf + len, buf_len - len, "\n");
  6338. len += scnprintf(buf + len, buf_len - len, "%30s (%zu)\n",
  6339. "ath10k PEER stats", num_peers);
  6340. len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
  6341. "=================");
  6342. list_for_each_entry(peer, &fw_stats->peers, list) {
  6343. ath10k_wmi_fw_peer_stats_fill(peer, buf, &len);
  6344. }
  6345. unlock:
  6346. spin_unlock_bh(&ar->data_lock);
  6347. if (len >= buf_len)
  6348. buf[len - 1] = 0;
  6349. else
  6350. buf[len] = 0;
  6351. }
  6352. static struct sk_buff *
  6353. ath10k_wmi_op_gen_pdev_enable_adaptive_cca(struct ath10k *ar, u8 enable,
  6354. u32 detect_level, u32 detect_margin)
  6355. {
  6356. struct wmi_pdev_set_adaptive_cca_params *cmd;
  6357. struct sk_buff *skb;
  6358. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6359. if (!skb)
  6360. return ERR_PTR(-ENOMEM);
  6361. cmd = (struct wmi_pdev_set_adaptive_cca_params *)skb->data;
  6362. cmd->enable = __cpu_to_le32(enable);
  6363. cmd->cca_detect_level = __cpu_to_le32(detect_level);
  6364. cmd->cca_detect_margin = __cpu_to_le32(detect_margin);
  6365. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6366. "wmi pdev set adaptive cca params enable:%d detection level:%d detection margin:%d\n",
  6367. enable, detect_level, detect_margin);
  6368. return skb;
  6369. }
  6370. void ath10k_wmi_10_4_op_fw_stats_fill(struct ath10k *ar,
  6371. struct ath10k_fw_stats *fw_stats,
  6372. char *buf)
  6373. {
  6374. u32 len = 0;
  6375. u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
  6376. const struct ath10k_fw_stats_pdev *pdev;
  6377. const struct ath10k_fw_stats_vdev *vdev;
  6378. const struct ath10k_fw_stats_peer *peer;
  6379. size_t num_peers;
  6380. size_t num_vdevs;
  6381. spin_lock_bh(&ar->data_lock);
  6382. pdev = list_first_entry_or_null(&fw_stats->pdevs,
  6383. struct ath10k_fw_stats_pdev, list);
  6384. if (!pdev) {
  6385. ath10k_warn(ar, "failed to get pdev stats\n");
  6386. goto unlock;
  6387. }
  6388. num_peers = ath10k_wmi_fw_stats_num_peers(&fw_stats->peers);
  6389. num_vdevs = ath10k_wmi_fw_stats_num_vdevs(&fw_stats->vdevs);
  6390. ath10k_wmi_fw_pdev_base_stats_fill(pdev, buf, &len);
  6391. ath10k_wmi_fw_pdev_extra_stats_fill(pdev, buf, &len);
  6392. ath10k_wmi_fw_pdev_tx_stats_fill(pdev, buf, &len);
  6393. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6394. "HW paused", pdev->hw_paused);
  6395. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6396. "Seqs posted", pdev->seq_posted);
  6397. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6398. "Seqs failed queueing", pdev->seq_failed_queueing);
  6399. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6400. "Seqs completed", pdev->seq_completed);
  6401. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6402. "Seqs restarted", pdev->seq_restarted);
  6403. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6404. "MU Seqs posted", pdev->mu_seq_posted);
  6405. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6406. "MPDUs SW flushed", pdev->mpdus_sw_flush);
  6407. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6408. "MPDUs HW filtered", pdev->mpdus_hw_filter);
  6409. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6410. "MPDUs truncated", pdev->mpdus_truncated);
  6411. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6412. "MPDUs receive no ACK", pdev->mpdus_ack_failed);
  6413. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6414. "MPDUs expired", pdev->mpdus_expired);
  6415. ath10k_wmi_fw_pdev_rx_stats_fill(pdev, buf, &len);
  6416. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6417. "Num Rx Overflow errors", pdev->rx_ovfl_errs);
  6418. len += scnprintf(buf + len, buf_len - len, "\n");
  6419. len += scnprintf(buf + len, buf_len - len, "%30s (%zu)\n",
  6420. "ath10k VDEV stats", num_vdevs);
  6421. len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
  6422. "=================");
  6423. list_for_each_entry(vdev, &fw_stats->vdevs, list) {
  6424. ath10k_wmi_fw_vdev_stats_fill(vdev, buf, &len);
  6425. }
  6426. len += scnprintf(buf + len, buf_len - len, "\n");
  6427. len += scnprintf(buf + len, buf_len - len, "%30s (%zu)\n",
  6428. "ath10k PEER stats", num_peers);
  6429. len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
  6430. "=================");
  6431. list_for_each_entry(peer, &fw_stats->peers, list) {
  6432. ath10k_wmi_fw_peer_stats_fill(peer, buf, &len);
  6433. }
  6434. unlock:
  6435. spin_unlock_bh(&ar->data_lock);
  6436. if (len >= buf_len)
  6437. buf[len - 1] = 0;
  6438. else
  6439. buf[len] = 0;
  6440. }
  6441. int ath10k_wmi_op_get_vdev_subtype(struct ath10k *ar,
  6442. enum wmi_vdev_subtype subtype)
  6443. {
  6444. switch (subtype) {
  6445. case WMI_VDEV_SUBTYPE_NONE:
  6446. return WMI_VDEV_SUBTYPE_LEGACY_NONE;
  6447. case WMI_VDEV_SUBTYPE_P2P_DEVICE:
  6448. return WMI_VDEV_SUBTYPE_LEGACY_P2P_DEV;
  6449. case WMI_VDEV_SUBTYPE_P2P_CLIENT:
  6450. return WMI_VDEV_SUBTYPE_LEGACY_P2P_CLI;
  6451. case WMI_VDEV_SUBTYPE_P2P_GO:
  6452. return WMI_VDEV_SUBTYPE_LEGACY_P2P_GO;
  6453. case WMI_VDEV_SUBTYPE_PROXY_STA:
  6454. return WMI_VDEV_SUBTYPE_LEGACY_PROXY_STA;
  6455. case WMI_VDEV_SUBTYPE_MESH_11S:
  6456. case WMI_VDEV_SUBTYPE_MESH_NON_11S:
  6457. return -ENOTSUPP;
  6458. }
  6459. return -ENOTSUPP;
  6460. }
  6461. static int ath10k_wmi_10_2_4_op_get_vdev_subtype(struct ath10k *ar,
  6462. enum wmi_vdev_subtype subtype)
  6463. {
  6464. switch (subtype) {
  6465. case WMI_VDEV_SUBTYPE_NONE:
  6466. return WMI_VDEV_SUBTYPE_10_2_4_NONE;
  6467. case WMI_VDEV_SUBTYPE_P2P_DEVICE:
  6468. return WMI_VDEV_SUBTYPE_10_2_4_P2P_DEV;
  6469. case WMI_VDEV_SUBTYPE_P2P_CLIENT:
  6470. return WMI_VDEV_SUBTYPE_10_2_4_P2P_CLI;
  6471. case WMI_VDEV_SUBTYPE_P2P_GO:
  6472. return WMI_VDEV_SUBTYPE_10_2_4_P2P_GO;
  6473. case WMI_VDEV_SUBTYPE_PROXY_STA:
  6474. return WMI_VDEV_SUBTYPE_10_2_4_PROXY_STA;
  6475. case WMI_VDEV_SUBTYPE_MESH_11S:
  6476. return WMI_VDEV_SUBTYPE_10_2_4_MESH_11S;
  6477. case WMI_VDEV_SUBTYPE_MESH_NON_11S:
  6478. return -ENOTSUPP;
  6479. }
  6480. return -ENOTSUPP;
  6481. }
  6482. static int ath10k_wmi_10_4_op_get_vdev_subtype(struct ath10k *ar,
  6483. enum wmi_vdev_subtype subtype)
  6484. {
  6485. switch (subtype) {
  6486. case WMI_VDEV_SUBTYPE_NONE:
  6487. return WMI_VDEV_SUBTYPE_10_4_NONE;
  6488. case WMI_VDEV_SUBTYPE_P2P_DEVICE:
  6489. return WMI_VDEV_SUBTYPE_10_4_P2P_DEV;
  6490. case WMI_VDEV_SUBTYPE_P2P_CLIENT:
  6491. return WMI_VDEV_SUBTYPE_10_4_P2P_CLI;
  6492. case WMI_VDEV_SUBTYPE_P2P_GO:
  6493. return WMI_VDEV_SUBTYPE_10_4_P2P_GO;
  6494. case WMI_VDEV_SUBTYPE_PROXY_STA:
  6495. return WMI_VDEV_SUBTYPE_10_4_PROXY_STA;
  6496. case WMI_VDEV_SUBTYPE_MESH_11S:
  6497. return WMI_VDEV_SUBTYPE_10_4_MESH_11S;
  6498. case WMI_VDEV_SUBTYPE_MESH_NON_11S:
  6499. return WMI_VDEV_SUBTYPE_10_4_MESH_NON_11S;
  6500. }
  6501. return -ENOTSUPP;
  6502. }
  6503. static struct sk_buff *
  6504. ath10k_wmi_10_4_ext_resource_config(struct ath10k *ar,
  6505. enum wmi_host_platform_type type,
  6506. u32 fw_feature_bitmap)
  6507. {
  6508. struct wmi_ext_resource_config_10_4_cmd *cmd;
  6509. struct sk_buff *skb;
  6510. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6511. if (!skb)
  6512. return ERR_PTR(-ENOMEM);
  6513. cmd = (struct wmi_ext_resource_config_10_4_cmd *)skb->data;
  6514. cmd->host_platform_config = __cpu_to_le32(type);
  6515. cmd->fw_feature_bitmap = __cpu_to_le32(fw_feature_bitmap);
  6516. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6517. "wmi ext resource config host type %d firmware feature bitmap %08x\n",
  6518. type, fw_feature_bitmap);
  6519. return skb;
  6520. }
  6521. static const struct wmi_ops wmi_ops = {
  6522. .rx = ath10k_wmi_op_rx,
  6523. .map_svc = wmi_main_svc_map,
  6524. .pull_scan = ath10k_wmi_op_pull_scan_ev,
  6525. .pull_mgmt_rx = ath10k_wmi_op_pull_mgmt_rx_ev,
  6526. .pull_ch_info = ath10k_wmi_op_pull_ch_info_ev,
  6527. .pull_vdev_start = ath10k_wmi_op_pull_vdev_start_ev,
  6528. .pull_peer_kick = ath10k_wmi_op_pull_peer_kick_ev,
  6529. .pull_swba = ath10k_wmi_op_pull_swba_ev,
  6530. .pull_phyerr_hdr = ath10k_wmi_op_pull_phyerr_ev_hdr,
  6531. .pull_phyerr = ath10k_wmi_op_pull_phyerr_ev,
  6532. .pull_svc_rdy = ath10k_wmi_main_op_pull_svc_rdy_ev,
  6533. .pull_rdy = ath10k_wmi_op_pull_rdy_ev,
  6534. .pull_fw_stats = ath10k_wmi_main_op_pull_fw_stats,
  6535. .pull_roam_ev = ath10k_wmi_op_pull_roam_ev,
  6536. .gen_pdev_suspend = ath10k_wmi_op_gen_pdev_suspend,
  6537. .gen_pdev_resume = ath10k_wmi_op_gen_pdev_resume,
  6538. .gen_pdev_set_rd = ath10k_wmi_op_gen_pdev_set_rd,
  6539. .gen_pdev_set_param = ath10k_wmi_op_gen_pdev_set_param,
  6540. .gen_init = ath10k_wmi_op_gen_init,
  6541. .gen_start_scan = ath10k_wmi_op_gen_start_scan,
  6542. .gen_stop_scan = ath10k_wmi_op_gen_stop_scan,
  6543. .gen_vdev_create = ath10k_wmi_op_gen_vdev_create,
  6544. .gen_vdev_delete = ath10k_wmi_op_gen_vdev_delete,
  6545. .gen_vdev_start = ath10k_wmi_op_gen_vdev_start,
  6546. .gen_vdev_stop = ath10k_wmi_op_gen_vdev_stop,
  6547. .gen_vdev_up = ath10k_wmi_op_gen_vdev_up,
  6548. .gen_vdev_down = ath10k_wmi_op_gen_vdev_down,
  6549. .gen_vdev_set_param = ath10k_wmi_op_gen_vdev_set_param,
  6550. .gen_vdev_install_key = ath10k_wmi_op_gen_vdev_install_key,
  6551. .gen_vdev_spectral_conf = ath10k_wmi_op_gen_vdev_spectral_conf,
  6552. .gen_vdev_spectral_enable = ath10k_wmi_op_gen_vdev_spectral_enable,
  6553. /* .gen_vdev_wmm_conf not implemented */
  6554. .gen_peer_create = ath10k_wmi_op_gen_peer_create,
  6555. .gen_peer_delete = ath10k_wmi_op_gen_peer_delete,
  6556. .gen_peer_flush = ath10k_wmi_op_gen_peer_flush,
  6557. .gen_peer_set_param = ath10k_wmi_op_gen_peer_set_param,
  6558. .gen_peer_assoc = ath10k_wmi_op_gen_peer_assoc,
  6559. .gen_set_psmode = ath10k_wmi_op_gen_set_psmode,
  6560. .gen_set_sta_ps = ath10k_wmi_op_gen_set_sta_ps,
  6561. .gen_set_ap_ps = ath10k_wmi_op_gen_set_ap_ps,
  6562. .gen_scan_chan_list = ath10k_wmi_op_gen_scan_chan_list,
  6563. .gen_beacon_dma = ath10k_wmi_op_gen_beacon_dma,
  6564. .gen_pdev_set_wmm = ath10k_wmi_op_gen_pdev_set_wmm,
  6565. .gen_request_stats = ath10k_wmi_op_gen_request_stats,
  6566. .gen_force_fw_hang = ath10k_wmi_op_gen_force_fw_hang,
  6567. .gen_mgmt_tx = ath10k_wmi_op_gen_mgmt_tx,
  6568. .gen_dbglog_cfg = ath10k_wmi_op_gen_dbglog_cfg,
  6569. .gen_pktlog_enable = ath10k_wmi_op_gen_pktlog_enable,
  6570. .gen_pktlog_disable = ath10k_wmi_op_gen_pktlog_disable,
  6571. .gen_pdev_set_quiet_mode = ath10k_wmi_op_gen_pdev_set_quiet_mode,
  6572. /* .gen_pdev_get_temperature not implemented */
  6573. .gen_addba_clear_resp = ath10k_wmi_op_gen_addba_clear_resp,
  6574. .gen_addba_send = ath10k_wmi_op_gen_addba_send,
  6575. .gen_addba_set_resp = ath10k_wmi_op_gen_addba_set_resp,
  6576. .gen_delba_send = ath10k_wmi_op_gen_delba_send,
  6577. .fw_stats_fill = ath10k_wmi_main_op_fw_stats_fill,
  6578. .get_vdev_subtype = ath10k_wmi_op_get_vdev_subtype,
  6579. /* .gen_bcn_tmpl not implemented */
  6580. /* .gen_prb_tmpl not implemented */
  6581. /* .gen_p2p_go_bcn_ie not implemented */
  6582. /* .gen_adaptive_qcs not implemented */
  6583. /* .gen_pdev_enable_adaptive_cca not implemented */
  6584. };
  6585. static const struct wmi_ops wmi_10_1_ops = {
  6586. .rx = ath10k_wmi_10_1_op_rx,
  6587. .map_svc = wmi_10x_svc_map,
  6588. .pull_svc_rdy = ath10k_wmi_10x_op_pull_svc_rdy_ev,
  6589. .pull_fw_stats = ath10k_wmi_10x_op_pull_fw_stats,
  6590. .gen_init = ath10k_wmi_10_1_op_gen_init,
  6591. .gen_pdev_set_rd = ath10k_wmi_10x_op_gen_pdev_set_rd,
  6592. .gen_start_scan = ath10k_wmi_10x_op_gen_start_scan,
  6593. .gen_peer_assoc = ath10k_wmi_10_1_op_gen_peer_assoc,
  6594. /* .gen_pdev_get_temperature not implemented */
  6595. /* shared with main branch */
  6596. .pull_scan = ath10k_wmi_op_pull_scan_ev,
  6597. .pull_mgmt_rx = ath10k_wmi_op_pull_mgmt_rx_ev,
  6598. .pull_ch_info = ath10k_wmi_op_pull_ch_info_ev,
  6599. .pull_vdev_start = ath10k_wmi_op_pull_vdev_start_ev,
  6600. .pull_peer_kick = ath10k_wmi_op_pull_peer_kick_ev,
  6601. .pull_swba = ath10k_wmi_op_pull_swba_ev,
  6602. .pull_phyerr_hdr = ath10k_wmi_op_pull_phyerr_ev_hdr,
  6603. .pull_phyerr = ath10k_wmi_op_pull_phyerr_ev,
  6604. .pull_rdy = ath10k_wmi_op_pull_rdy_ev,
  6605. .pull_roam_ev = ath10k_wmi_op_pull_roam_ev,
  6606. .gen_pdev_suspend = ath10k_wmi_op_gen_pdev_suspend,
  6607. .gen_pdev_resume = ath10k_wmi_op_gen_pdev_resume,
  6608. .gen_pdev_set_param = ath10k_wmi_op_gen_pdev_set_param,
  6609. .gen_stop_scan = ath10k_wmi_op_gen_stop_scan,
  6610. .gen_vdev_create = ath10k_wmi_op_gen_vdev_create,
  6611. .gen_vdev_delete = ath10k_wmi_op_gen_vdev_delete,
  6612. .gen_vdev_start = ath10k_wmi_op_gen_vdev_start,
  6613. .gen_vdev_stop = ath10k_wmi_op_gen_vdev_stop,
  6614. .gen_vdev_up = ath10k_wmi_op_gen_vdev_up,
  6615. .gen_vdev_down = ath10k_wmi_op_gen_vdev_down,
  6616. .gen_vdev_set_param = ath10k_wmi_op_gen_vdev_set_param,
  6617. .gen_vdev_install_key = ath10k_wmi_op_gen_vdev_install_key,
  6618. .gen_vdev_spectral_conf = ath10k_wmi_op_gen_vdev_spectral_conf,
  6619. .gen_vdev_spectral_enable = ath10k_wmi_op_gen_vdev_spectral_enable,
  6620. /* .gen_vdev_wmm_conf not implemented */
  6621. .gen_peer_create = ath10k_wmi_op_gen_peer_create,
  6622. .gen_peer_delete = ath10k_wmi_op_gen_peer_delete,
  6623. .gen_peer_flush = ath10k_wmi_op_gen_peer_flush,
  6624. .gen_peer_set_param = ath10k_wmi_op_gen_peer_set_param,
  6625. .gen_set_psmode = ath10k_wmi_op_gen_set_psmode,
  6626. .gen_set_sta_ps = ath10k_wmi_op_gen_set_sta_ps,
  6627. .gen_set_ap_ps = ath10k_wmi_op_gen_set_ap_ps,
  6628. .gen_scan_chan_list = ath10k_wmi_op_gen_scan_chan_list,
  6629. .gen_beacon_dma = ath10k_wmi_op_gen_beacon_dma,
  6630. .gen_pdev_set_wmm = ath10k_wmi_op_gen_pdev_set_wmm,
  6631. .gen_request_stats = ath10k_wmi_op_gen_request_stats,
  6632. .gen_force_fw_hang = ath10k_wmi_op_gen_force_fw_hang,
  6633. .gen_mgmt_tx = ath10k_wmi_op_gen_mgmt_tx,
  6634. .gen_dbglog_cfg = ath10k_wmi_op_gen_dbglog_cfg,
  6635. .gen_pktlog_enable = ath10k_wmi_op_gen_pktlog_enable,
  6636. .gen_pktlog_disable = ath10k_wmi_op_gen_pktlog_disable,
  6637. .gen_pdev_set_quiet_mode = ath10k_wmi_op_gen_pdev_set_quiet_mode,
  6638. .gen_addba_clear_resp = ath10k_wmi_op_gen_addba_clear_resp,
  6639. .gen_addba_send = ath10k_wmi_op_gen_addba_send,
  6640. .gen_addba_set_resp = ath10k_wmi_op_gen_addba_set_resp,
  6641. .gen_delba_send = ath10k_wmi_op_gen_delba_send,
  6642. .fw_stats_fill = ath10k_wmi_10x_op_fw_stats_fill,
  6643. .get_vdev_subtype = ath10k_wmi_op_get_vdev_subtype,
  6644. /* .gen_bcn_tmpl not implemented */
  6645. /* .gen_prb_tmpl not implemented */
  6646. /* .gen_p2p_go_bcn_ie not implemented */
  6647. /* .gen_adaptive_qcs not implemented */
  6648. /* .gen_pdev_enable_adaptive_cca not implemented */
  6649. };
  6650. static const struct wmi_ops wmi_10_2_ops = {
  6651. .rx = ath10k_wmi_10_2_op_rx,
  6652. .pull_fw_stats = ath10k_wmi_10_2_op_pull_fw_stats,
  6653. .gen_init = ath10k_wmi_10_2_op_gen_init,
  6654. .gen_peer_assoc = ath10k_wmi_10_2_op_gen_peer_assoc,
  6655. /* .gen_pdev_get_temperature not implemented */
  6656. /* shared with 10.1 */
  6657. .map_svc = wmi_10x_svc_map,
  6658. .pull_svc_rdy = ath10k_wmi_10x_op_pull_svc_rdy_ev,
  6659. .gen_pdev_set_rd = ath10k_wmi_10x_op_gen_pdev_set_rd,
  6660. .gen_start_scan = ath10k_wmi_10x_op_gen_start_scan,
  6661. .pull_scan = ath10k_wmi_op_pull_scan_ev,
  6662. .pull_mgmt_rx = ath10k_wmi_op_pull_mgmt_rx_ev,
  6663. .pull_ch_info = ath10k_wmi_op_pull_ch_info_ev,
  6664. .pull_vdev_start = ath10k_wmi_op_pull_vdev_start_ev,
  6665. .pull_peer_kick = ath10k_wmi_op_pull_peer_kick_ev,
  6666. .pull_swba = ath10k_wmi_op_pull_swba_ev,
  6667. .pull_phyerr_hdr = ath10k_wmi_op_pull_phyerr_ev_hdr,
  6668. .pull_phyerr = ath10k_wmi_op_pull_phyerr_ev,
  6669. .pull_rdy = ath10k_wmi_op_pull_rdy_ev,
  6670. .pull_roam_ev = ath10k_wmi_op_pull_roam_ev,
  6671. .gen_pdev_suspend = ath10k_wmi_op_gen_pdev_suspend,
  6672. .gen_pdev_resume = ath10k_wmi_op_gen_pdev_resume,
  6673. .gen_pdev_set_param = ath10k_wmi_op_gen_pdev_set_param,
  6674. .gen_stop_scan = ath10k_wmi_op_gen_stop_scan,
  6675. .gen_vdev_create = ath10k_wmi_op_gen_vdev_create,
  6676. .gen_vdev_delete = ath10k_wmi_op_gen_vdev_delete,
  6677. .gen_vdev_start = ath10k_wmi_op_gen_vdev_start,
  6678. .gen_vdev_stop = ath10k_wmi_op_gen_vdev_stop,
  6679. .gen_vdev_up = ath10k_wmi_op_gen_vdev_up,
  6680. .gen_vdev_down = ath10k_wmi_op_gen_vdev_down,
  6681. .gen_vdev_set_param = ath10k_wmi_op_gen_vdev_set_param,
  6682. .gen_vdev_install_key = ath10k_wmi_op_gen_vdev_install_key,
  6683. .gen_vdev_spectral_conf = ath10k_wmi_op_gen_vdev_spectral_conf,
  6684. .gen_vdev_spectral_enable = ath10k_wmi_op_gen_vdev_spectral_enable,
  6685. /* .gen_vdev_wmm_conf not implemented */
  6686. .gen_peer_create = ath10k_wmi_op_gen_peer_create,
  6687. .gen_peer_delete = ath10k_wmi_op_gen_peer_delete,
  6688. .gen_peer_flush = ath10k_wmi_op_gen_peer_flush,
  6689. .gen_peer_set_param = ath10k_wmi_op_gen_peer_set_param,
  6690. .gen_set_psmode = ath10k_wmi_op_gen_set_psmode,
  6691. .gen_set_sta_ps = ath10k_wmi_op_gen_set_sta_ps,
  6692. .gen_set_ap_ps = ath10k_wmi_op_gen_set_ap_ps,
  6693. .gen_scan_chan_list = ath10k_wmi_op_gen_scan_chan_list,
  6694. .gen_beacon_dma = ath10k_wmi_op_gen_beacon_dma,
  6695. .gen_pdev_set_wmm = ath10k_wmi_op_gen_pdev_set_wmm,
  6696. .gen_request_stats = ath10k_wmi_op_gen_request_stats,
  6697. .gen_force_fw_hang = ath10k_wmi_op_gen_force_fw_hang,
  6698. .gen_mgmt_tx = ath10k_wmi_op_gen_mgmt_tx,
  6699. .gen_dbglog_cfg = ath10k_wmi_op_gen_dbglog_cfg,
  6700. .gen_pktlog_enable = ath10k_wmi_op_gen_pktlog_enable,
  6701. .gen_pktlog_disable = ath10k_wmi_op_gen_pktlog_disable,
  6702. .gen_pdev_set_quiet_mode = ath10k_wmi_op_gen_pdev_set_quiet_mode,
  6703. .gen_addba_clear_resp = ath10k_wmi_op_gen_addba_clear_resp,
  6704. .gen_addba_send = ath10k_wmi_op_gen_addba_send,
  6705. .gen_addba_set_resp = ath10k_wmi_op_gen_addba_set_resp,
  6706. .gen_delba_send = ath10k_wmi_op_gen_delba_send,
  6707. .fw_stats_fill = ath10k_wmi_10x_op_fw_stats_fill,
  6708. .get_vdev_subtype = ath10k_wmi_op_get_vdev_subtype,
  6709. /* .gen_pdev_enable_adaptive_cca not implemented */
  6710. };
  6711. static const struct wmi_ops wmi_10_2_4_ops = {
  6712. .rx = ath10k_wmi_10_2_op_rx,
  6713. .pull_fw_stats = ath10k_wmi_10_2_4_op_pull_fw_stats,
  6714. .gen_init = ath10k_wmi_10_2_op_gen_init,
  6715. .gen_peer_assoc = ath10k_wmi_10_2_op_gen_peer_assoc,
  6716. .gen_pdev_get_temperature = ath10k_wmi_10_2_op_gen_pdev_get_temperature,
  6717. /* shared with 10.1 */
  6718. .map_svc = wmi_10x_svc_map,
  6719. .pull_svc_rdy = ath10k_wmi_10x_op_pull_svc_rdy_ev,
  6720. .gen_pdev_set_rd = ath10k_wmi_10x_op_gen_pdev_set_rd,
  6721. .gen_start_scan = ath10k_wmi_10x_op_gen_start_scan,
  6722. .pull_scan = ath10k_wmi_op_pull_scan_ev,
  6723. .pull_mgmt_rx = ath10k_wmi_op_pull_mgmt_rx_ev,
  6724. .pull_ch_info = ath10k_wmi_op_pull_ch_info_ev,
  6725. .pull_vdev_start = ath10k_wmi_op_pull_vdev_start_ev,
  6726. .pull_peer_kick = ath10k_wmi_op_pull_peer_kick_ev,
  6727. .pull_swba = ath10k_wmi_10_2_4_op_pull_swba_ev,
  6728. .pull_phyerr_hdr = ath10k_wmi_op_pull_phyerr_ev_hdr,
  6729. .pull_phyerr = ath10k_wmi_op_pull_phyerr_ev,
  6730. .pull_rdy = ath10k_wmi_op_pull_rdy_ev,
  6731. .pull_roam_ev = ath10k_wmi_op_pull_roam_ev,
  6732. .gen_pdev_suspend = ath10k_wmi_op_gen_pdev_suspend,
  6733. .gen_pdev_resume = ath10k_wmi_op_gen_pdev_resume,
  6734. .gen_pdev_set_param = ath10k_wmi_op_gen_pdev_set_param,
  6735. .gen_stop_scan = ath10k_wmi_op_gen_stop_scan,
  6736. .gen_vdev_create = ath10k_wmi_op_gen_vdev_create,
  6737. .gen_vdev_delete = ath10k_wmi_op_gen_vdev_delete,
  6738. .gen_vdev_start = ath10k_wmi_op_gen_vdev_start,
  6739. .gen_vdev_stop = ath10k_wmi_op_gen_vdev_stop,
  6740. .gen_vdev_up = ath10k_wmi_op_gen_vdev_up,
  6741. .gen_vdev_down = ath10k_wmi_op_gen_vdev_down,
  6742. .gen_vdev_set_param = ath10k_wmi_op_gen_vdev_set_param,
  6743. .gen_vdev_install_key = ath10k_wmi_op_gen_vdev_install_key,
  6744. .gen_vdev_spectral_conf = ath10k_wmi_op_gen_vdev_spectral_conf,
  6745. .gen_vdev_spectral_enable = ath10k_wmi_op_gen_vdev_spectral_enable,
  6746. .gen_peer_create = ath10k_wmi_op_gen_peer_create,
  6747. .gen_peer_delete = ath10k_wmi_op_gen_peer_delete,
  6748. .gen_peer_flush = ath10k_wmi_op_gen_peer_flush,
  6749. .gen_peer_set_param = ath10k_wmi_op_gen_peer_set_param,
  6750. .gen_set_psmode = ath10k_wmi_op_gen_set_psmode,
  6751. .gen_set_sta_ps = ath10k_wmi_op_gen_set_sta_ps,
  6752. .gen_set_ap_ps = ath10k_wmi_op_gen_set_ap_ps,
  6753. .gen_scan_chan_list = ath10k_wmi_op_gen_scan_chan_list,
  6754. .gen_beacon_dma = ath10k_wmi_op_gen_beacon_dma,
  6755. .gen_pdev_set_wmm = ath10k_wmi_op_gen_pdev_set_wmm,
  6756. .gen_request_stats = ath10k_wmi_op_gen_request_stats,
  6757. .gen_force_fw_hang = ath10k_wmi_op_gen_force_fw_hang,
  6758. .gen_mgmt_tx = ath10k_wmi_op_gen_mgmt_tx,
  6759. .gen_dbglog_cfg = ath10k_wmi_op_gen_dbglog_cfg,
  6760. .gen_pktlog_enable = ath10k_wmi_op_gen_pktlog_enable,
  6761. .gen_pktlog_disable = ath10k_wmi_op_gen_pktlog_disable,
  6762. .gen_pdev_set_quiet_mode = ath10k_wmi_op_gen_pdev_set_quiet_mode,
  6763. .gen_addba_clear_resp = ath10k_wmi_op_gen_addba_clear_resp,
  6764. .gen_addba_send = ath10k_wmi_op_gen_addba_send,
  6765. .gen_addba_set_resp = ath10k_wmi_op_gen_addba_set_resp,
  6766. .gen_delba_send = ath10k_wmi_op_gen_delba_send,
  6767. .gen_pdev_get_tpc_config = ath10k_wmi_10_2_4_op_gen_pdev_get_tpc_config,
  6768. .fw_stats_fill = ath10k_wmi_10x_op_fw_stats_fill,
  6769. .gen_pdev_enable_adaptive_cca =
  6770. ath10k_wmi_op_gen_pdev_enable_adaptive_cca,
  6771. .get_vdev_subtype = ath10k_wmi_10_2_4_op_get_vdev_subtype,
  6772. /* .gen_bcn_tmpl not implemented */
  6773. /* .gen_prb_tmpl not implemented */
  6774. /* .gen_p2p_go_bcn_ie not implemented */
  6775. /* .gen_adaptive_qcs not implemented */
  6776. };
  6777. static const struct wmi_ops wmi_10_4_ops = {
  6778. .rx = ath10k_wmi_10_4_op_rx,
  6779. .map_svc = wmi_10_4_svc_map,
  6780. .pull_fw_stats = ath10k_wmi_10_4_op_pull_fw_stats,
  6781. .pull_scan = ath10k_wmi_op_pull_scan_ev,
  6782. .pull_mgmt_rx = ath10k_wmi_10_4_op_pull_mgmt_rx_ev,
  6783. .pull_ch_info = ath10k_wmi_10_4_op_pull_ch_info_ev,
  6784. .pull_vdev_start = ath10k_wmi_op_pull_vdev_start_ev,
  6785. .pull_peer_kick = ath10k_wmi_op_pull_peer_kick_ev,
  6786. .pull_swba = ath10k_wmi_10_4_op_pull_swba_ev,
  6787. .pull_phyerr_hdr = ath10k_wmi_10_4_op_pull_phyerr_ev_hdr,
  6788. .pull_phyerr = ath10k_wmi_10_4_op_pull_phyerr_ev,
  6789. .pull_svc_rdy = ath10k_wmi_main_op_pull_svc_rdy_ev,
  6790. .pull_rdy = ath10k_wmi_op_pull_rdy_ev,
  6791. .get_txbf_conf_scheme = ath10k_wmi_10_4_txbf_conf_scheme,
  6792. .gen_pdev_suspend = ath10k_wmi_op_gen_pdev_suspend,
  6793. .gen_pdev_resume = ath10k_wmi_op_gen_pdev_resume,
  6794. .gen_pdev_set_rd = ath10k_wmi_10x_op_gen_pdev_set_rd,
  6795. .gen_pdev_set_param = ath10k_wmi_op_gen_pdev_set_param,
  6796. .gen_init = ath10k_wmi_10_4_op_gen_init,
  6797. .gen_start_scan = ath10k_wmi_op_gen_start_scan,
  6798. .gen_stop_scan = ath10k_wmi_op_gen_stop_scan,
  6799. .gen_vdev_create = ath10k_wmi_op_gen_vdev_create,
  6800. .gen_vdev_delete = ath10k_wmi_op_gen_vdev_delete,
  6801. .gen_vdev_start = ath10k_wmi_op_gen_vdev_start,
  6802. .gen_vdev_stop = ath10k_wmi_op_gen_vdev_stop,
  6803. .gen_vdev_up = ath10k_wmi_op_gen_vdev_up,
  6804. .gen_vdev_down = ath10k_wmi_op_gen_vdev_down,
  6805. .gen_vdev_set_param = ath10k_wmi_op_gen_vdev_set_param,
  6806. .gen_vdev_install_key = ath10k_wmi_op_gen_vdev_install_key,
  6807. .gen_vdev_spectral_conf = ath10k_wmi_op_gen_vdev_spectral_conf,
  6808. .gen_vdev_spectral_enable = ath10k_wmi_op_gen_vdev_spectral_enable,
  6809. .gen_peer_create = ath10k_wmi_op_gen_peer_create,
  6810. .gen_peer_delete = ath10k_wmi_op_gen_peer_delete,
  6811. .gen_peer_flush = ath10k_wmi_op_gen_peer_flush,
  6812. .gen_peer_set_param = ath10k_wmi_op_gen_peer_set_param,
  6813. .gen_peer_assoc = ath10k_wmi_10_4_op_gen_peer_assoc,
  6814. .gen_set_psmode = ath10k_wmi_op_gen_set_psmode,
  6815. .gen_set_sta_ps = ath10k_wmi_op_gen_set_sta_ps,
  6816. .gen_set_ap_ps = ath10k_wmi_op_gen_set_ap_ps,
  6817. .gen_scan_chan_list = ath10k_wmi_op_gen_scan_chan_list,
  6818. .gen_beacon_dma = ath10k_wmi_op_gen_beacon_dma,
  6819. .gen_pdev_set_wmm = ath10k_wmi_op_gen_pdev_set_wmm,
  6820. .gen_force_fw_hang = ath10k_wmi_op_gen_force_fw_hang,
  6821. .gen_mgmt_tx = ath10k_wmi_op_gen_mgmt_tx,
  6822. .gen_dbglog_cfg = ath10k_wmi_op_gen_dbglog_cfg,
  6823. .gen_pktlog_enable = ath10k_wmi_op_gen_pktlog_enable,
  6824. .gen_pktlog_disable = ath10k_wmi_op_gen_pktlog_disable,
  6825. .gen_pdev_set_quiet_mode = ath10k_wmi_op_gen_pdev_set_quiet_mode,
  6826. .gen_addba_clear_resp = ath10k_wmi_op_gen_addba_clear_resp,
  6827. .gen_addba_send = ath10k_wmi_op_gen_addba_send,
  6828. .gen_addba_set_resp = ath10k_wmi_op_gen_addba_set_resp,
  6829. .gen_delba_send = ath10k_wmi_op_gen_delba_send,
  6830. .fw_stats_fill = ath10k_wmi_10_4_op_fw_stats_fill,
  6831. .ext_resource_config = ath10k_wmi_10_4_ext_resource_config,
  6832. /* shared with 10.2 */
  6833. .gen_request_stats = ath10k_wmi_op_gen_request_stats,
  6834. .gen_pdev_get_temperature = ath10k_wmi_10_2_op_gen_pdev_get_temperature,
  6835. .get_vdev_subtype = ath10k_wmi_10_4_op_get_vdev_subtype,
  6836. };
  6837. int ath10k_wmi_attach(struct ath10k *ar)
  6838. {
  6839. switch (ar->wmi.op_version) {
  6840. case ATH10K_FW_WMI_OP_VERSION_10_4:
  6841. ar->wmi.ops = &wmi_10_4_ops;
  6842. ar->wmi.cmd = &wmi_10_4_cmd_map;
  6843. ar->wmi.vdev_param = &wmi_10_4_vdev_param_map;
  6844. ar->wmi.pdev_param = &wmi_10_4_pdev_param_map;
  6845. ar->wmi.peer_flags = &wmi_10_2_peer_flags_map;
  6846. break;
  6847. case ATH10K_FW_WMI_OP_VERSION_10_2_4:
  6848. ar->wmi.cmd = &wmi_10_2_4_cmd_map;
  6849. ar->wmi.ops = &wmi_10_2_4_ops;
  6850. ar->wmi.vdev_param = &wmi_10_2_4_vdev_param_map;
  6851. ar->wmi.pdev_param = &wmi_10_2_4_pdev_param_map;
  6852. ar->wmi.peer_flags = &wmi_10_2_peer_flags_map;
  6853. break;
  6854. case ATH10K_FW_WMI_OP_VERSION_10_2:
  6855. ar->wmi.cmd = &wmi_10_2_cmd_map;
  6856. ar->wmi.ops = &wmi_10_2_ops;
  6857. ar->wmi.vdev_param = &wmi_10x_vdev_param_map;
  6858. ar->wmi.pdev_param = &wmi_10x_pdev_param_map;
  6859. ar->wmi.peer_flags = &wmi_10_2_peer_flags_map;
  6860. break;
  6861. case ATH10K_FW_WMI_OP_VERSION_10_1:
  6862. ar->wmi.cmd = &wmi_10x_cmd_map;
  6863. ar->wmi.ops = &wmi_10_1_ops;
  6864. ar->wmi.vdev_param = &wmi_10x_vdev_param_map;
  6865. ar->wmi.pdev_param = &wmi_10x_pdev_param_map;
  6866. ar->wmi.peer_flags = &wmi_10x_peer_flags_map;
  6867. break;
  6868. case ATH10K_FW_WMI_OP_VERSION_MAIN:
  6869. ar->wmi.cmd = &wmi_cmd_map;
  6870. ar->wmi.ops = &wmi_ops;
  6871. ar->wmi.vdev_param = &wmi_vdev_param_map;
  6872. ar->wmi.pdev_param = &wmi_pdev_param_map;
  6873. ar->wmi.peer_flags = &wmi_peer_flags_map;
  6874. break;
  6875. case ATH10K_FW_WMI_OP_VERSION_TLV:
  6876. ath10k_wmi_tlv_attach(ar);
  6877. break;
  6878. case ATH10K_FW_WMI_OP_VERSION_UNSET:
  6879. case ATH10K_FW_WMI_OP_VERSION_MAX:
  6880. ath10k_err(ar, "unsupported WMI op version: %d\n",
  6881. ar->wmi.op_version);
  6882. return -EINVAL;
  6883. }
  6884. init_completion(&ar->wmi.service_ready);
  6885. init_completion(&ar->wmi.unified_ready);
  6886. INIT_WORK(&ar->svc_rdy_work, ath10k_wmi_event_service_ready_work);
  6887. return 0;
  6888. }
  6889. void ath10k_wmi_free_host_mem(struct ath10k *ar)
  6890. {
  6891. int i;
  6892. /* free the host memory chunks requested by firmware */
  6893. for (i = 0; i < ar->wmi.num_mem_chunks; i++) {
  6894. dma_unmap_single(ar->dev,
  6895. ar->wmi.mem_chunks[i].paddr,
  6896. ar->wmi.mem_chunks[i].len,
  6897. DMA_TO_DEVICE);
  6898. kfree(ar->wmi.mem_chunks[i].vaddr);
  6899. }
  6900. ar->wmi.num_mem_chunks = 0;
  6901. }
  6902. void ath10k_wmi_detach(struct ath10k *ar)
  6903. {
  6904. cancel_work_sync(&ar->svc_rdy_work);
  6905. if (ar->svc_rdy_skb)
  6906. dev_kfree_skb(ar->svc_rdy_skb);
  6907. }