gpu_scheduler.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499
  1. /*
  2. * Copyright 2015 Advanced Micro Devices, Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. *
  23. */
  24. #include <linux/kthread.h>
  25. #include <linux/wait.h>
  26. #include <linux/sched.h>
  27. #include <drm/drmP.h>
  28. #include "gpu_scheduler.h"
  29. /* Initialize a given run queue struct */
  30. static void init_rq(struct amd_run_queue *rq)
  31. {
  32. INIT_LIST_HEAD(&rq->head.list);
  33. rq->head.belongto_rq = rq;
  34. mutex_init(&rq->lock);
  35. atomic_set(&rq->nr_entity, 0);
  36. rq->current_entity = &rq->head;
  37. }
  38. /* Note: caller must hold the lock or in a atomic context */
  39. static void rq_remove_entity(struct amd_run_queue *rq,
  40. struct amd_sched_entity *entity)
  41. {
  42. if (rq->current_entity == entity)
  43. rq->current_entity = list_entry(entity->list.prev,
  44. typeof(*entity), list);
  45. list_del_init(&entity->list);
  46. atomic_dec(&rq->nr_entity);
  47. }
  48. static void rq_add_entity(struct amd_run_queue *rq,
  49. struct amd_sched_entity *entity)
  50. {
  51. list_add_tail(&entity->list, &rq->head.list);
  52. atomic_inc(&rq->nr_entity);
  53. }
  54. /**
  55. * Select next entity from a specified run queue with round robin policy.
  56. * It could return the same entity as current one if current is the only
  57. * available one in the queue. Return NULL if nothing available.
  58. */
  59. static struct amd_sched_entity *rq_select_entity(struct amd_run_queue *rq)
  60. {
  61. struct amd_sched_entity *p = rq->current_entity;
  62. int i = atomic_read(&rq->nr_entity) + 1; /*real count + dummy head*/
  63. while (i) {
  64. p = list_entry(p->list.next, typeof(*p), list);
  65. if (!rq->check_entity_status(p)) {
  66. rq->current_entity = p;
  67. break;
  68. }
  69. i--;
  70. }
  71. return i ? p : NULL;
  72. }
  73. static bool context_entity_is_waiting(struct amd_context_entity *entity)
  74. {
  75. /* TODO: sync obj for multi-ring synchronization */
  76. return false;
  77. }
  78. static int gpu_entity_check_status(struct amd_sched_entity *entity)
  79. {
  80. struct amd_context_entity *tmp = NULL;
  81. if (entity == &entity->belongto_rq->head)
  82. return -1;
  83. tmp = container_of(entity, typeof(*tmp), generic_entity);
  84. if (kfifo_is_empty(&tmp->job_queue) ||
  85. context_entity_is_waiting(tmp))
  86. return -1;
  87. return 0;
  88. }
  89. /**
  90. * Note: This function should only been called inside scheduler main
  91. * function for thread safety, there is no other protection here.
  92. * return ture if scheduler has something ready to run.
  93. *
  94. * For active_hw_rq, there is only one producer(scheduler thread) and
  95. * one consumer(ISR). It should be safe to use this function in scheduler
  96. * main thread to decide whether to continue emit more IBs.
  97. */
  98. static bool is_scheduler_ready(struct amd_gpu_scheduler *sched)
  99. {
  100. return !kfifo_is_full(&sched->active_hw_rq);
  101. }
  102. /**
  103. * Select next entity from the kernel run queue, if not available,
  104. * return null.
  105. */
  106. static struct amd_context_entity *kernel_rq_select_context(
  107. struct amd_gpu_scheduler *sched)
  108. {
  109. struct amd_sched_entity *sched_entity = NULL;
  110. struct amd_context_entity *tmp = NULL;
  111. struct amd_run_queue *rq = &sched->kernel_rq;
  112. mutex_lock(&rq->lock);
  113. sched_entity = rq_select_entity(rq);
  114. if (sched_entity)
  115. tmp = container_of(sched_entity,
  116. typeof(*tmp),
  117. generic_entity);
  118. mutex_unlock(&rq->lock);
  119. return tmp;
  120. }
  121. /**
  122. * Select next entity containing real IB submissions
  123. */
  124. static struct amd_context_entity *select_context(
  125. struct amd_gpu_scheduler *sched)
  126. {
  127. struct amd_context_entity *wake_entity = NULL;
  128. struct amd_context_entity *tmp;
  129. struct amd_run_queue *rq;
  130. if (!is_scheduler_ready(sched))
  131. return NULL;
  132. /* Kernel run queue has higher priority than normal run queue*/
  133. tmp = kernel_rq_select_context(sched);
  134. if (tmp != NULL)
  135. goto exit;
  136. WARN_ON(offsetof(struct amd_context_entity, generic_entity) != 0);
  137. rq = &sched->sched_rq;
  138. mutex_lock(&rq->lock);
  139. tmp = container_of(rq_select_entity(rq),
  140. typeof(*tmp), generic_entity);
  141. mutex_unlock(&rq->lock);
  142. exit:
  143. if (sched->current_entity && (sched->current_entity != tmp))
  144. wake_entity = sched->current_entity;
  145. sched->current_entity = tmp;
  146. if (wake_entity)
  147. wake_up(&wake_entity->wait_queue);
  148. return tmp;
  149. }
  150. /**
  151. * Init a context entity used by scheduler when submit to HW ring.
  152. *
  153. * @sched The pointer to the scheduler
  154. * @entity The pointer to a valid amd_context_entity
  155. * @parent The parent entity of this amd_context_entity
  156. * @rq The run queue this entity belongs
  157. * @context_id The context id for this entity
  158. * @jobs The max number of jobs in the job queue
  159. *
  160. * return 0 if succeed. negative error code on failure
  161. */
  162. int amd_context_entity_init(struct amd_gpu_scheduler *sched,
  163. struct amd_context_entity *entity,
  164. struct amd_sched_entity *parent,
  165. struct amd_run_queue *rq,
  166. uint32_t context_id,
  167. uint32_t jobs)
  168. {
  169. uint64_t seq_ring = 0;
  170. if (!(sched && entity && rq))
  171. return -EINVAL;
  172. memset(entity, 0, sizeof(struct amd_context_entity));
  173. seq_ring = ((uint64_t)sched->ring_id) << 60;
  174. spin_lock_init(&entity->lock);
  175. entity->generic_entity.belongto_rq = rq;
  176. entity->generic_entity.parent = parent;
  177. entity->scheduler = sched;
  178. init_waitqueue_head(&entity->wait_queue);
  179. init_waitqueue_head(&entity->wait_emit);
  180. if(kfifo_alloc(&entity->job_queue,
  181. jobs * sizeof(void *),
  182. GFP_KERNEL))
  183. return -EINVAL;
  184. spin_lock_init(&entity->queue_lock);
  185. entity->tgid = (context_id == AMD_KERNEL_CONTEXT_ID) ?
  186. AMD_KERNEL_PROCESS_ID : current->tgid;
  187. entity->context_id = context_id;
  188. atomic64_set(&entity->last_emitted_v_seq, seq_ring);
  189. atomic64_set(&entity->last_queued_v_seq, seq_ring);
  190. /* Add the entity to the run queue */
  191. mutex_lock(&rq->lock);
  192. rq_add_entity(rq, &entity->generic_entity);
  193. mutex_unlock(&rq->lock);
  194. return 0;
  195. }
  196. /**
  197. * Query if entity is initialized
  198. *
  199. * @sched Pointer to scheduler instance
  200. * @entity The pointer to a valid scheduler entity
  201. *
  202. * return true if entity is initialized, false otherwise
  203. */
  204. static bool is_context_entity_initialized(struct amd_gpu_scheduler *sched,
  205. struct amd_context_entity *entity)
  206. {
  207. return entity->scheduler == sched &&
  208. entity->generic_entity.belongto_rq != NULL;
  209. }
  210. static bool is_context_entity_idle(struct amd_gpu_scheduler *sched,
  211. struct amd_context_entity *entity)
  212. {
  213. /**
  214. * Idle means no pending IBs, and the entity is not
  215. * currently being used.
  216. */
  217. barrier();
  218. if ((sched->current_entity != entity) &&
  219. kfifo_is_empty(&entity->job_queue))
  220. return true;
  221. return false;
  222. }
  223. /**
  224. * Destroy a context entity
  225. *
  226. * @sched Pointer to scheduler instance
  227. * @entity The pointer to a valid scheduler entity
  228. *
  229. * return 0 if succeed. negative error code on failure
  230. */
  231. int amd_context_entity_fini(struct amd_gpu_scheduler *sched,
  232. struct amd_context_entity *entity)
  233. {
  234. int r = 0;
  235. struct amd_run_queue *rq = entity->generic_entity.belongto_rq;
  236. if (!is_context_entity_initialized(sched, entity))
  237. return 0;
  238. /**
  239. * The client will not queue more IBs during this fini, consume existing
  240. * queued IBs
  241. */
  242. r = wait_event_timeout(
  243. entity->wait_queue,
  244. is_context_entity_idle(sched, entity),
  245. msecs_to_jiffies(AMD_GPU_WAIT_IDLE_TIMEOUT_IN_MS)
  246. ) ? 0 : -1;
  247. if (r) {
  248. if (entity->is_pending)
  249. DRM_INFO("Entity %u is in waiting state during fini,\
  250. all pending ibs will be canceled.\n",
  251. entity->context_id);
  252. }
  253. mutex_lock(&rq->lock);
  254. rq_remove_entity(rq, &entity->generic_entity);
  255. mutex_unlock(&rq->lock);
  256. kfifo_free(&entity->job_queue);
  257. return r;
  258. }
  259. /**
  260. * Submit a normal job to the job queue
  261. *
  262. * @sched The pointer to the scheduler
  263. * @c_entity The pointer to amd_context_entity
  264. * @job The pointer to job required to submit
  265. * return 0 if succeed. -1 if failed.
  266. * -2 indicate queue is full for this client, client should wait untill
  267. * scheduler consum some queued command.
  268. * -1 other fail.
  269. */
  270. int amd_sched_push_job(struct amd_gpu_scheduler *sched,
  271. struct amd_context_entity *c_entity,
  272. void *job)
  273. {
  274. while (kfifo_in_spinlocked(&c_entity->job_queue, &job, sizeof(void *),
  275. &c_entity->queue_lock) != sizeof(void *)) {
  276. /**
  277. * Current context used up all its IB slots
  278. * wait here, or need to check whether GPU is hung
  279. */
  280. schedule();
  281. }
  282. wake_up_interruptible(&sched->wait_queue);
  283. return 0;
  284. }
  285. /**
  286. * Wait for a virtual sequence number to be emitted.
  287. *
  288. * @c_entity The pointer to a valid context entity
  289. * @seq The virtual sequence number to wait
  290. * @intr Interruptible or not
  291. * @timeout Timeout in ms, wait infinitely if <0
  292. * @emit wait for emit or signal
  293. *
  294. * return =0 signaled , <0 failed
  295. */
  296. int amd_sched_wait_emit(struct amd_context_entity *c_entity,
  297. uint64_t seq,
  298. bool intr,
  299. long timeout)
  300. {
  301. atomic64_t *v_seq = &c_entity->last_emitted_v_seq;
  302. wait_queue_head_t *wait_queue = &c_entity->wait_emit;
  303. if (intr && (timeout < 0)) {
  304. wait_event_interruptible(
  305. *wait_queue,
  306. seq <= atomic64_read(v_seq));
  307. return 0;
  308. } else if (intr && (timeout >= 0)) {
  309. wait_event_interruptible_timeout(
  310. *wait_queue,
  311. seq <= atomic64_read(v_seq),
  312. msecs_to_jiffies(timeout));
  313. return (seq <= atomic64_read(v_seq)) ?
  314. 0 : -1;
  315. } else if (!intr && (timeout < 0)) {
  316. wait_event(
  317. *wait_queue,
  318. seq <= atomic64_read(v_seq));
  319. return 0;
  320. } else if (!intr && (timeout >= 0)) {
  321. wait_event_timeout(
  322. *wait_queue,
  323. seq <= atomic64_read(v_seq),
  324. msecs_to_jiffies(timeout));
  325. return (seq <= atomic64_read(v_seq)) ?
  326. 0 : -1;
  327. }
  328. return 0;
  329. }
  330. static int amd_sched_main(void *param)
  331. {
  332. int r;
  333. void *job;
  334. struct sched_param sparam = {.sched_priority = 1};
  335. struct amd_context_entity *c_entity = NULL;
  336. struct amd_gpu_scheduler *sched = (struct amd_gpu_scheduler *)param;
  337. sched_setscheduler(current, SCHED_FIFO, &sparam);
  338. while (!kthread_should_stop()) {
  339. wait_event_interruptible(sched->wait_queue,
  340. is_scheduler_ready(sched) &&
  341. (c_entity = select_context(sched)));
  342. r = kfifo_out(&c_entity->job_queue, &job, sizeof(void *));
  343. if (r != sizeof(void *))
  344. continue;
  345. r = sched->ops->prepare_job(sched, c_entity, job);
  346. if (!r)
  347. WARN_ON(kfifo_in_spinlocked(
  348. &sched->active_hw_rq,
  349. &job,
  350. sizeof(void *),
  351. &sched->queue_lock) != sizeof(void *));
  352. mutex_lock(&sched->sched_lock);
  353. sched->ops->run_job(sched, c_entity, job);
  354. mutex_unlock(&sched->sched_lock);
  355. }
  356. return 0;
  357. }
  358. uint64_t amd_sched_get_handled_seq(struct amd_gpu_scheduler *sched)
  359. {
  360. return sched->last_handled_seq;
  361. }
  362. /**
  363. * ISR to handle EOP inetrrupts
  364. *
  365. * @sched: gpu scheduler
  366. *
  367. */
  368. void amd_sched_isr(struct amd_gpu_scheduler *sched)
  369. {
  370. int r;
  371. void *job;
  372. r = kfifo_out_spinlocked(&sched->active_hw_rq,
  373. &job, sizeof(void *),
  374. &sched->queue_lock);
  375. if (r != sizeof(void *))
  376. job = NULL;
  377. sched->ops->process_job(sched, job);
  378. sched->last_handled_seq++;
  379. wake_up_interruptible(&sched->wait_queue);
  380. }
  381. /**
  382. * Create a gpu scheduler
  383. *
  384. * @device The device context for this scheduler
  385. * @ops The backend operations for this scheduler.
  386. * @id The scheduler is per ring, here is ring id.
  387. * @granularity The minumum ms unit the scheduler will scheduled.
  388. * @preemption Indicate whether this ring support preemption, 0 is no.
  389. *
  390. * return the pointer to scheduler for success, otherwise return NULL
  391. */
  392. struct amd_gpu_scheduler *amd_sched_create(void *device,
  393. struct amd_sched_backend_ops *ops,
  394. unsigned ring,
  395. unsigned granularity,
  396. unsigned preemption,
  397. unsigned hw_submission)
  398. {
  399. struct amd_gpu_scheduler *sched;
  400. char name[20] = "gpu_sched[0]";
  401. sched = kzalloc(sizeof(struct amd_gpu_scheduler), GFP_KERNEL);
  402. if (!sched)
  403. return NULL;
  404. sched->device = device;
  405. sched->ops = ops;
  406. sched->granularity = granularity;
  407. sched->ring_id = ring;
  408. sched->preemption = preemption;
  409. sched->last_handled_seq = 0;
  410. snprintf(name, sizeof(name), "gpu_sched[%d]", ring);
  411. mutex_init(&sched->sched_lock);
  412. spin_lock_init(&sched->queue_lock);
  413. init_rq(&sched->sched_rq);
  414. sched->sched_rq.check_entity_status = gpu_entity_check_status;
  415. init_rq(&sched->kernel_rq);
  416. sched->kernel_rq.check_entity_status = gpu_entity_check_status;
  417. init_waitqueue_head(&sched->wait_queue);
  418. if(kfifo_alloc(&sched->active_hw_rq,
  419. hw_submission * sizeof(void *),
  420. GFP_KERNEL)) {
  421. kfree(sched);
  422. return NULL;
  423. }
  424. /* Each scheduler will run on a seperate kernel thread */
  425. sched->thread = kthread_create(amd_sched_main, sched, name);
  426. if (sched->thread) {
  427. wake_up_process(sched->thread);
  428. return sched;
  429. }
  430. DRM_ERROR("Failed to create scheduler for id %d.\n", ring);
  431. kfifo_free(&sched->active_hw_rq);
  432. kfree(sched);
  433. return NULL;
  434. }
  435. /**
  436. * Destroy a gpu scheduler
  437. *
  438. * @sched The pointer to the scheduler
  439. *
  440. * return 0 if succeed. -1 if failed.
  441. */
  442. int amd_sched_destroy(struct amd_gpu_scheduler *sched)
  443. {
  444. kthread_stop(sched->thread);
  445. kfifo_free(&sched->active_hw_rq);
  446. kfree(sched);
  447. return 0;
  448. }