sh_eth.txt 2.9 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970
  1. * Renesas Electronics SH EtherMAC
  2. This file provides information on what the device node for the SH EtherMAC
  3. interface contains.
  4. Required properties:
  5. - compatible: Must contain one or more of the following:
  6. "renesas,gether-r8a7740" if the device is a part of R8A7740 SoC.
  7. "renesas,ether-r8a7743" if the device is a part of R8A7743 SoC.
  8. "renesas,ether-r8a7745" if the device is a part of R8A7745 SoC.
  9. "renesas,ether-r8a7778" if the device is a part of R8A7778 SoC.
  10. "renesas,ether-r8a7779" if the device is a part of R8A7779 SoC.
  11. "renesas,ether-r8a7790" if the device is a part of R8A7790 SoC.
  12. "renesas,ether-r8a7791" if the device is a part of R8A7791 SoC.
  13. "renesas,ether-r8a7793" if the device is a part of R8A7793 SoC.
  14. "renesas,ether-r8a7794" if the device is a part of R8A7794 SoC.
  15. "renesas,gether-r8a77980" if the device is a part of R8A77980 SoC.
  16. "renesas,ether-r7s72100" if the device is a part of R7S72100 SoC.
  17. "renesas,rcar-gen1-ether" for a generic R-Car Gen1 device.
  18. "renesas,rcar-gen2-ether" for a generic R-Car Gen2 or RZ/G1
  19. device.
  20. When compatible with the generic version, nodes must list
  21. the SoC-specific version corresponding to the platform
  22. first followed by the generic version.
  23. - reg: offset and length of (1) the E-DMAC/feLic register block (required),
  24. (2) the TSU register block (optional).
  25. - interrupts: interrupt specifier for the sole interrupt.
  26. - phy-mode: see ethernet.txt file in the same directory.
  27. - phy-handle: see ethernet.txt file in the same directory.
  28. - #address-cells: number of address cells for the MDIO bus, must be equal to 1.
  29. - #size-cells: number of size cells on the MDIO bus, must be equal to 0.
  30. - clocks: clock phandle and specifier pair.
  31. - pinctrl-0: phandle, referring to a default pin configuration node.
  32. Optional properties:
  33. - interrupt-parent: the phandle for the interrupt controller that services
  34. interrupts for this device.
  35. - pinctrl-names: pin configuration state name ("default").
  36. - renesas,no-ether-link: boolean, specify when a board does not provide a proper
  37. Ether LINK signal.
  38. - renesas,ether-link-active-low: boolean, specify when the Ether LINK signal is
  39. active-low instead of normal active-high.
  40. Example (Lager board):
  41. ethernet@ee700000 {
  42. compatible = "renesas,ether-r8a7790",
  43. "renesas,rcar-gen2-ether";
  44. reg = <0 0xee700000 0 0x400>;
  45. interrupt-parent = <&gic>;
  46. interrupts = <0 162 IRQ_TYPE_LEVEL_HIGH>;
  47. clocks = <&mstp8_clks R8A7790_CLK_ETHER>;
  48. phy-mode = "rmii";
  49. phy-handle = <&phy1>;
  50. pinctrl-0 = <&ether_pins>;
  51. pinctrl-names = "default";
  52. renesas,ether-link-active-low;
  53. #address-cells = <1>;
  54. #size-cells = <0>;
  55. phy1: ethernet-phy@1 {
  56. reg = <1>;
  57. interrupt-parent = <&irqc0>;
  58. interrupts = <0 IRQ_TYPE_LEVEL_LOW>;
  59. pinctrl-0 = <&phy1_pins>;
  60. pinctrl-names = "default";
  61. };
  62. };