oxygen.c 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653
  1. /*
  2. * C-Media CMI8788 driver for C-Media's reference design and similar models
  3. *
  4. * Copyright (c) Clemens Ladisch <clemens@ladisch.de>
  5. *
  6. *
  7. * This driver is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License, version 2.
  9. *
  10. * This driver is distributed in the hope that it will be useful,
  11. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this driver; if not, write to the Free Software
  17. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  18. */
  19. /*
  20. * CMI8788:
  21. *
  22. * SPI 0 -> 1st AK4396 (front)
  23. * SPI 1 -> 2nd AK4396 (surround)
  24. * SPI 2 -> 3rd AK4396 (center/LFE)
  25. * SPI 3 -> WM8785
  26. * SPI 4 -> 4th AK4396 (back)
  27. *
  28. * GPIO 0 -> DFS0 of AK5385
  29. * GPIO 1 -> DFS1 of AK5385
  30. * GPIO 8 -> enable headphone amplifier on HT-Omega models
  31. *
  32. * CM9780:
  33. *
  34. * GPO 0 -> route line-in (0) or AC97 output (1) to ADC input
  35. */
  36. #include <linux/delay.h>
  37. #include <linux/mutex.h>
  38. #include <linux/pci.h>
  39. #include <sound/ac97_codec.h>
  40. #include <sound/control.h>
  41. #include <sound/core.h>
  42. #include <sound/initval.h>
  43. #include <sound/pcm.h>
  44. #include <sound/pcm_params.h>
  45. #include <sound/tlv.h>
  46. #include "oxygen.h"
  47. #include "ak4396.h"
  48. #include "wm8785.h"
  49. MODULE_AUTHOR("Clemens Ladisch <clemens@ladisch.de>");
  50. MODULE_DESCRIPTION("C-Media CMI8788 driver");
  51. MODULE_LICENSE("GPL v2");
  52. MODULE_SUPPORTED_DEVICE("{{C-Media,CMI8788}}");
  53. static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX;
  54. static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR;
  55. static int enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP;
  56. module_param_array(index, int, NULL, 0444);
  57. MODULE_PARM_DESC(index, "card index");
  58. module_param_array(id, charp, NULL, 0444);
  59. MODULE_PARM_DESC(id, "ID string");
  60. module_param_array(enable, bool, NULL, 0444);
  61. MODULE_PARM_DESC(enable, "enable card");
  62. enum {
  63. MODEL_CMEDIA_REF,
  64. MODEL_MERIDIAN,
  65. MODEL_CLARO,
  66. MODEL_CLARO_HALO,
  67. MODEL_HIFIER,
  68. MODEL_HG2PCI,
  69. };
  70. static DEFINE_PCI_DEVICE_TABLE(oxygen_ids) = {
  71. /* C-Media's reference design */
  72. { OXYGEN_PCI_SUBID(0x10b0, 0x0216), .driver_data = MODEL_CMEDIA_REF },
  73. { OXYGEN_PCI_SUBID(0x10b0, 0x0218), .driver_data = MODEL_CMEDIA_REF },
  74. { OXYGEN_PCI_SUBID(0x10b0, 0x0219), .driver_data = MODEL_CMEDIA_REF },
  75. { OXYGEN_PCI_SUBID(0x13f6, 0x0001), .driver_data = MODEL_CMEDIA_REF },
  76. { OXYGEN_PCI_SUBID(0x13f6, 0x0010), .driver_data = MODEL_CMEDIA_REF },
  77. { OXYGEN_PCI_SUBID(0x13f6, 0x8788), .driver_data = MODEL_CMEDIA_REF },
  78. { OXYGEN_PCI_SUBID(0x147a, 0xa017), .driver_data = MODEL_CMEDIA_REF },
  79. { OXYGEN_PCI_SUBID(0x1a58, 0x0910), .driver_data = MODEL_CMEDIA_REF },
  80. /* Kuroutoshikou CMI8787-HG2PCI */
  81. { OXYGEN_PCI_SUBID(0x13f6, 0xffff), .driver_data = MODEL_HG2PCI },
  82. /* TempoTec HiFier Fantasia */
  83. { OXYGEN_PCI_SUBID(0x14c3, 0x1710), .driver_data = MODEL_HIFIER },
  84. { OXYGEN_PCI_SUBID(0x14c3, 0x1711), .driver_data = MODEL_HIFIER },
  85. /* AuzenTech X-Meridian */
  86. { OXYGEN_PCI_SUBID(0x415a, 0x5431), .driver_data = MODEL_MERIDIAN },
  87. /* HT-Omega Claro */
  88. { OXYGEN_PCI_SUBID(0x7284, 0x9761), .driver_data = MODEL_CLARO },
  89. /* HT-Omega Claro halo */
  90. { OXYGEN_PCI_SUBID(0x7284, 0x9781), .driver_data = MODEL_CLARO_HALO },
  91. { }
  92. };
  93. MODULE_DEVICE_TABLE(pci, oxygen_ids);
  94. #define GPIO_AK5385_DFS_MASK 0x0003
  95. #define GPIO_AK5385_DFS_NORMAL 0x0000
  96. #define GPIO_AK5385_DFS_DOUBLE 0x0001
  97. #define GPIO_AK5385_DFS_QUAD 0x0002
  98. #define GPIO_CLARO_HP 0x0100
  99. struct generic_data {
  100. unsigned int dacs;
  101. u8 ak4396_regs[4][5];
  102. u16 wm8785_regs[3];
  103. };
  104. static void ak4396_write(struct oxygen *chip, unsigned int codec,
  105. u8 reg, u8 value)
  106. {
  107. /* maps ALSA channel pair number to SPI output */
  108. static const u8 codec_spi_map[4] = {
  109. 0, 1, 2, 4
  110. };
  111. struct generic_data *data = chip->model_data;
  112. oxygen_write_spi(chip, OXYGEN_SPI_TRIGGER |
  113. OXYGEN_SPI_DATA_LENGTH_2 |
  114. OXYGEN_SPI_CLOCK_160 |
  115. (codec_spi_map[codec] << OXYGEN_SPI_CODEC_SHIFT) |
  116. OXYGEN_SPI_CEN_LATCH_CLOCK_HI,
  117. AK4396_WRITE | (reg << 8) | value);
  118. data->ak4396_regs[codec][reg] = value;
  119. }
  120. static void ak4396_write_cached(struct oxygen *chip, unsigned int codec,
  121. u8 reg, u8 value)
  122. {
  123. struct generic_data *data = chip->model_data;
  124. if (value != data->ak4396_regs[codec][reg])
  125. ak4396_write(chip, codec, reg, value);
  126. }
  127. static void wm8785_write(struct oxygen *chip, u8 reg, unsigned int value)
  128. {
  129. struct generic_data *data = chip->model_data;
  130. oxygen_write_spi(chip, OXYGEN_SPI_TRIGGER |
  131. OXYGEN_SPI_DATA_LENGTH_2 |
  132. OXYGEN_SPI_CLOCK_160 |
  133. (3 << OXYGEN_SPI_CODEC_SHIFT) |
  134. OXYGEN_SPI_CEN_LATCH_CLOCK_LO,
  135. (reg << 9) | value);
  136. if (reg < ARRAY_SIZE(data->wm8785_regs))
  137. data->wm8785_regs[reg] = value;
  138. }
  139. static void ak4396_registers_init(struct oxygen *chip)
  140. {
  141. struct generic_data *data = chip->model_data;
  142. unsigned int i;
  143. for (i = 0; i < data->dacs; ++i) {
  144. ak4396_write(chip, i, AK4396_CONTROL_1,
  145. AK4396_DIF_24_MSB | AK4396_RSTN);
  146. ak4396_write(chip, i, AK4396_CONTROL_2,
  147. data->ak4396_regs[0][AK4396_CONTROL_2]);
  148. ak4396_write(chip, i, AK4396_CONTROL_3,
  149. AK4396_PCM);
  150. ak4396_write(chip, i, AK4396_LCH_ATT,
  151. chip->dac_volume[i * 2]);
  152. ak4396_write(chip, i, AK4396_RCH_ATT,
  153. chip->dac_volume[i * 2 + 1]);
  154. }
  155. }
  156. static void ak4396_init(struct oxygen *chip)
  157. {
  158. struct generic_data *data = chip->model_data;
  159. data->dacs = chip->model.dac_channels / 2;
  160. data->ak4396_regs[0][AK4396_CONTROL_2] =
  161. AK4396_SMUTE | AK4396_DEM_OFF | AK4396_DFS_NORMAL;
  162. ak4396_registers_init(chip);
  163. snd_component_add(chip->card, "AK4396");
  164. }
  165. static void ak5385_init(struct oxygen *chip)
  166. {
  167. oxygen_set_bits16(chip, OXYGEN_GPIO_CONTROL, GPIO_AK5385_DFS_MASK);
  168. oxygen_clear_bits16(chip, OXYGEN_GPIO_DATA, GPIO_AK5385_DFS_MASK);
  169. snd_component_add(chip->card, "AK5385");
  170. }
  171. static void wm8785_registers_init(struct oxygen *chip)
  172. {
  173. struct generic_data *data = chip->model_data;
  174. wm8785_write(chip, WM8785_R7, 0);
  175. wm8785_write(chip, WM8785_R0, data->wm8785_regs[0]);
  176. wm8785_write(chip, WM8785_R2, data->wm8785_regs[2]);
  177. }
  178. static void wm8785_init(struct oxygen *chip)
  179. {
  180. struct generic_data *data = chip->model_data;
  181. data->wm8785_regs[0] =
  182. WM8785_MCR_SLAVE | WM8785_OSR_SINGLE | WM8785_FORMAT_LJUST;
  183. data->wm8785_regs[2] = WM8785_HPFR | WM8785_HPFL;
  184. wm8785_registers_init(chip);
  185. snd_component_add(chip->card, "WM8785");
  186. }
  187. static void generic_init(struct oxygen *chip)
  188. {
  189. ak4396_init(chip);
  190. wm8785_init(chip);
  191. }
  192. static void meridian_init(struct oxygen *chip)
  193. {
  194. ak4396_init(chip);
  195. ak5385_init(chip);
  196. }
  197. static void claro_enable_hp(struct oxygen *chip)
  198. {
  199. msleep(300);
  200. oxygen_set_bits16(chip, OXYGEN_GPIO_CONTROL, GPIO_CLARO_HP);
  201. oxygen_set_bits16(chip, OXYGEN_GPIO_DATA, GPIO_CLARO_HP);
  202. }
  203. static void claro_init(struct oxygen *chip)
  204. {
  205. ak4396_init(chip);
  206. wm8785_init(chip);
  207. claro_enable_hp(chip);
  208. }
  209. static void claro_halo_init(struct oxygen *chip)
  210. {
  211. ak4396_init(chip);
  212. ak5385_init(chip);
  213. claro_enable_hp(chip);
  214. }
  215. static void hifier_init(struct oxygen *chip)
  216. {
  217. ak4396_init(chip);
  218. snd_component_add(chip->card, "CS5340");
  219. }
  220. static void hg2pci_init(struct oxygen *chip)
  221. {
  222. ak4396_init(chip);
  223. }
  224. static void generic_cleanup(struct oxygen *chip)
  225. {
  226. }
  227. static void claro_disable_hp(struct oxygen *chip)
  228. {
  229. oxygen_clear_bits16(chip, OXYGEN_GPIO_DATA, GPIO_CLARO_HP);
  230. }
  231. static void claro_cleanup(struct oxygen *chip)
  232. {
  233. claro_disable_hp(chip);
  234. }
  235. static void claro_suspend(struct oxygen *chip)
  236. {
  237. claro_disable_hp(chip);
  238. }
  239. static void generic_resume(struct oxygen *chip)
  240. {
  241. ak4396_registers_init(chip);
  242. wm8785_registers_init(chip);
  243. }
  244. static void meridian_resume(struct oxygen *chip)
  245. {
  246. ak4396_registers_init(chip);
  247. }
  248. static void claro_resume(struct oxygen *chip)
  249. {
  250. ak4396_registers_init(chip);
  251. claro_enable_hp(chip);
  252. }
  253. static void stereo_resume(struct oxygen *chip)
  254. {
  255. ak4396_registers_init(chip);
  256. }
  257. static void set_ak4396_params(struct oxygen *chip,
  258. struct snd_pcm_hw_params *params)
  259. {
  260. struct generic_data *data = chip->model_data;
  261. unsigned int i;
  262. u8 value;
  263. value = data->ak4396_regs[0][AK4396_CONTROL_2] & ~AK4396_DFS_MASK;
  264. if (params_rate(params) <= 54000)
  265. value |= AK4396_DFS_NORMAL;
  266. else if (params_rate(params) <= 108000)
  267. value |= AK4396_DFS_DOUBLE;
  268. else
  269. value |= AK4396_DFS_QUAD;
  270. msleep(1); /* wait for the new MCLK to become stable */
  271. if (value != data->ak4396_regs[0][AK4396_CONTROL_2]) {
  272. for (i = 0; i < data->dacs; ++i) {
  273. ak4396_write(chip, i, AK4396_CONTROL_1,
  274. AK4396_DIF_24_MSB);
  275. ak4396_write(chip, i, AK4396_CONTROL_2, value);
  276. ak4396_write(chip, i, AK4396_CONTROL_1,
  277. AK4396_DIF_24_MSB | AK4396_RSTN);
  278. }
  279. }
  280. }
  281. static void update_ak4396_volume(struct oxygen *chip)
  282. {
  283. struct generic_data *data = chip->model_data;
  284. unsigned int i;
  285. for (i = 0; i < data->dacs; ++i) {
  286. ak4396_write_cached(chip, i, AK4396_LCH_ATT,
  287. chip->dac_volume[i * 2]);
  288. ak4396_write_cached(chip, i, AK4396_RCH_ATT,
  289. chip->dac_volume[i * 2 + 1]);
  290. }
  291. }
  292. static void update_ak4396_mute(struct oxygen *chip)
  293. {
  294. struct generic_data *data = chip->model_data;
  295. unsigned int i;
  296. u8 value;
  297. value = data->ak4396_regs[0][AK4396_CONTROL_2] & ~AK4396_SMUTE;
  298. if (chip->dac_mute)
  299. value |= AK4396_SMUTE;
  300. for (i = 0; i < data->dacs; ++i)
  301. ak4396_write_cached(chip, i, AK4396_CONTROL_2, value);
  302. }
  303. static void set_wm8785_params(struct oxygen *chip,
  304. struct snd_pcm_hw_params *params)
  305. {
  306. struct generic_data *data = chip->model_data;
  307. unsigned int value;
  308. value = WM8785_MCR_SLAVE | WM8785_FORMAT_LJUST;
  309. if (params_rate(params) <= 48000)
  310. value |= WM8785_OSR_SINGLE;
  311. else if (params_rate(params) <= 96000)
  312. value |= WM8785_OSR_DOUBLE;
  313. else
  314. value |= WM8785_OSR_QUAD;
  315. if (value != data->wm8785_regs[0]) {
  316. wm8785_write(chip, WM8785_R7, 0);
  317. wm8785_write(chip, WM8785_R0, value);
  318. wm8785_write(chip, WM8785_R2, data->wm8785_regs[2]);
  319. }
  320. }
  321. static void set_ak5385_params(struct oxygen *chip,
  322. struct snd_pcm_hw_params *params)
  323. {
  324. unsigned int value;
  325. if (params_rate(params) <= 54000)
  326. value = GPIO_AK5385_DFS_NORMAL;
  327. else if (params_rate(params) <= 108000)
  328. value = GPIO_AK5385_DFS_DOUBLE;
  329. else
  330. value = GPIO_AK5385_DFS_QUAD;
  331. oxygen_write16_masked(chip, OXYGEN_GPIO_DATA,
  332. value, GPIO_AK5385_DFS_MASK);
  333. }
  334. static void set_no_params(struct oxygen *chip, struct snd_pcm_hw_params *params)
  335. {
  336. }
  337. static int rolloff_info(struct snd_kcontrol *ctl,
  338. struct snd_ctl_elem_info *info)
  339. {
  340. static const char *const names[2] = {
  341. "Sharp Roll-off", "Slow Roll-off"
  342. };
  343. info->type = SNDRV_CTL_ELEM_TYPE_ENUMERATED;
  344. info->count = 1;
  345. info->value.enumerated.items = 2;
  346. if (info->value.enumerated.item >= 2)
  347. info->value.enumerated.item = 1;
  348. strcpy(info->value.enumerated.name, names[info->value.enumerated.item]);
  349. return 0;
  350. }
  351. static int rolloff_get(struct snd_kcontrol *ctl,
  352. struct snd_ctl_elem_value *value)
  353. {
  354. struct oxygen *chip = ctl->private_data;
  355. struct generic_data *data = chip->model_data;
  356. value->value.enumerated.item[0] =
  357. (data->ak4396_regs[0][AK4396_CONTROL_2] & AK4396_SLOW) != 0;
  358. return 0;
  359. }
  360. static int rolloff_put(struct snd_kcontrol *ctl,
  361. struct snd_ctl_elem_value *value)
  362. {
  363. struct oxygen *chip = ctl->private_data;
  364. struct generic_data *data = chip->model_data;
  365. unsigned int i;
  366. int changed;
  367. u8 reg;
  368. mutex_lock(&chip->mutex);
  369. reg = data->ak4396_regs[0][AK4396_CONTROL_2];
  370. if (value->value.enumerated.item[0])
  371. reg |= AK4396_SLOW;
  372. else
  373. reg &= ~AK4396_SLOW;
  374. changed = reg != data->ak4396_regs[0][AK4396_CONTROL_2];
  375. if (changed) {
  376. for (i = 0; i < data->dacs; ++i)
  377. ak4396_write(chip, i, AK4396_CONTROL_2, reg);
  378. }
  379. mutex_unlock(&chip->mutex);
  380. return changed;
  381. }
  382. static const struct snd_kcontrol_new rolloff_control = {
  383. .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
  384. .name = "DAC Filter Playback Enum",
  385. .info = rolloff_info,
  386. .get = rolloff_get,
  387. .put = rolloff_put,
  388. };
  389. static int hpf_info(struct snd_kcontrol *ctl, struct snd_ctl_elem_info *info)
  390. {
  391. static const char *const names[2] = {
  392. "None", "High-pass Filter"
  393. };
  394. info->type = SNDRV_CTL_ELEM_TYPE_ENUMERATED;
  395. info->count = 1;
  396. info->value.enumerated.items = 2;
  397. if (info->value.enumerated.item >= 2)
  398. info->value.enumerated.item = 1;
  399. strcpy(info->value.enumerated.name, names[info->value.enumerated.item]);
  400. return 0;
  401. }
  402. static int hpf_get(struct snd_kcontrol *ctl, struct snd_ctl_elem_value *value)
  403. {
  404. struct oxygen *chip = ctl->private_data;
  405. struct generic_data *data = chip->model_data;
  406. value->value.enumerated.item[0] =
  407. (data->wm8785_regs[WM8785_R2] & WM8785_HPFR) != 0;
  408. return 0;
  409. }
  410. static int hpf_put(struct snd_kcontrol *ctl, struct snd_ctl_elem_value *value)
  411. {
  412. struct oxygen *chip = ctl->private_data;
  413. struct generic_data *data = chip->model_data;
  414. unsigned int reg;
  415. int changed;
  416. mutex_lock(&chip->mutex);
  417. reg = data->wm8785_regs[WM8785_R2] & ~(WM8785_HPFR | WM8785_HPFL);
  418. if (value->value.enumerated.item[0])
  419. reg |= WM8785_HPFR | WM8785_HPFL;
  420. changed = reg != data->wm8785_regs[WM8785_R2];
  421. if (changed)
  422. wm8785_write(chip, WM8785_R2, reg);
  423. mutex_unlock(&chip->mutex);
  424. return changed;
  425. }
  426. static const struct snd_kcontrol_new hpf_control = {
  427. .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
  428. .name = "ADC Filter Capture Enum",
  429. .info = hpf_info,
  430. .get = hpf_get,
  431. .put = hpf_put,
  432. };
  433. static int generic_mixer_init(struct oxygen *chip)
  434. {
  435. return snd_ctl_add(chip->card, snd_ctl_new1(&rolloff_control, chip));
  436. }
  437. static int generic_wm8785_mixer_init(struct oxygen *chip)
  438. {
  439. int err;
  440. err = generic_mixer_init(chip);
  441. if (err < 0)
  442. return err;
  443. err = snd_ctl_add(chip->card, snd_ctl_new1(&hpf_control, chip));
  444. if (err < 0)
  445. return err;
  446. return 0;
  447. }
  448. static const DECLARE_TLV_DB_LINEAR(ak4396_db_scale, TLV_DB_GAIN_MUTE, 0);
  449. static const struct oxygen_model model_generic = {
  450. .shortname = "C-Media CMI8788",
  451. .longname = "C-Media Oxygen HD Audio",
  452. .chip = "CMI8788",
  453. .init = generic_init,
  454. .mixer_init = generic_wm8785_mixer_init,
  455. .cleanup = generic_cleanup,
  456. .resume = generic_resume,
  457. .get_i2s_mclk = oxygen_default_i2s_mclk,
  458. .set_dac_params = set_ak4396_params,
  459. .set_adc_params = set_wm8785_params,
  460. .update_dac_volume = update_ak4396_volume,
  461. .update_dac_mute = update_ak4396_mute,
  462. .dac_tlv = ak4396_db_scale,
  463. .model_data_size = sizeof(struct generic_data),
  464. .device_config = PLAYBACK_0_TO_I2S |
  465. PLAYBACK_1_TO_SPDIF |
  466. PLAYBACK_2_TO_AC97_1 |
  467. CAPTURE_0_FROM_I2S_1 |
  468. CAPTURE_1_FROM_SPDIF |
  469. CAPTURE_2_FROM_AC97_1 |
  470. AC97_CD_INPUT,
  471. .dac_channels = 8,
  472. .dac_volume_min = 0,
  473. .dac_volume_max = 255,
  474. .function_flags = OXYGEN_FUNCTION_SPI |
  475. OXYGEN_FUNCTION_ENABLE_SPI_4_5,
  476. .dac_i2s_format = OXYGEN_I2S_FORMAT_LJUST,
  477. .adc_i2s_format = OXYGEN_I2S_FORMAT_LJUST,
  478. };
  479. static int __devinit get_oxygen_model(struct oxygen *chip,
  480. const struct pci_device_id *id)
  481. {
  482. chip->model = model_generic;
  483. switch (id->driver_data) {
  484. case MODEL_MERIDIAN:
  485. chip->model.init = meridian_init;
  486. chip->model.mixer_init = generic_mixer_init;
  487. chip->model.resume = meridian_resume;
  488. chip->model.set_adc_params = set_ak5385_params;
  489. chip->model.device_config = PLAYBACK_0_TO_I2S |
  490. PLAYBACK_1_TO_SPDIF |
  491. CAPTURE_0_FROM_I2S_2 |
  492. CAPTURE_1_FROM_SPDIF;
  493. break;
  494. case MODEL_CLARO:
  495. chip->model.init = claro_init;
  496. chip->model.cleanup = claro_cleanup;
  497. chip->model.suspend = claro_suspend;
  498. chip->model.resume = claro_resume;
  499. break;
  500. case MODEL_CLARO_HALO:
  501. chip->model.init = claro_halo_init;
  502. chip->model.mixer_init = generic_mixer_init;
  503. chip->model.cleanup = claro_cleanup;
  504. chip->model.suspend = claro_suspend;
  505. chip->model.resume = claro_resume;
  506. chip->model.set_adc_params = set_ak5385_params;
  507. chip->model.device_config = PLAYBACK_0_TO_I2S |
  508. PLAYBACK_1_TO_SPDIF |
  509. CAPTURE_0_FROM_I2S_2 |
  510. CAPTURE_1_FROM_SPDIF;
  511. break;
  512. case MODEL_HIFIER:
  513. case MODEL_HG2PCI:
  514. chip->model.shortname = "C-Media CMI8787";
  515. chip->model.chip = "CMI8787";
  516. if (id->driver_data == MODEL_HIFIER)
  517. chip->model.init = hifier_init;
  518. else
  519. chip->model.init = hg2pci_init;
  520. chip->model.resume = stereo_resume;
  521. chip->model.mixer_init = generic_mixer_init;
  522. chip->model.set_adc_params = set_no_params;
  523. chip->model.device_config = PLAYBACK_0_TO_I2S |
  524. PLAYBACK_1_TO_SPDIF;
  525. if (id->driver_data == MODEL_HIFIER)
  526. chip->model.device_config |= CAPTURE_0_FROM_I2S_1;
  527. chip->model.dac_channels = 2;
  528. break;
  529. }
  530. if (id->driver_data == MODEL_MERIDIAN ||
  531. id->driver_data == MODEL_CLARO_HALO) {
  532. chip->model.misc_flags = OXYGEN_MISC_MIDI;
  533. chip->model.device_config |= MIDI_OUTPUT | MIDI_INPUT;
  534. }
  535. return 0;
  536. }
  537. static int __devinit generic_oxygen_probe(struct pci_dev *pci,
  538. const struct pci_device_id *pci_id)
  539. {
  540. static int dev;
  541. int err;
  542. if (dev >= SNDRV_CARDS)
  543. return -ENODEV;
  544. if (!enable[dev]) {
  545. ++dev;
  546. return -ENOENT;
  547. }
  548. err = oxygen_pci_probe(pci, index[dev], id[dev], THIS_MODULE,
  549. oxygen_ids, get_oxygen_model);
  550. if (err >= 0)
  551. ++dev;
  552. return err;
  553. }
  554. static struct pci_driver oxygen_driver = {
  555. .name = "CMI8788",
  556. .id_table = oxygen_ids,
  557. .probe = generic_oxygen_probe,
  558. .remove = __devexit_p(oxygen_pci_remove),
  559. #ifdef CONFIG_PM
  560. .suspend = oxygen_pci_suspend,
  561. .resume = oxygen_pci_resume,
  562. #endif
  563. };
  564. static int __init alsa_card_oxygen_init(void)
  565. {
  566. return pci_register_driver(&oxygen_driver);
  567. }
  568. static void __exit alsa_card_oxygen_exit(void)
  569. {
  570. pci_unregister_driver(&oxygen_driver);
  571. }
  572. module_init(alsa_card_oxygen_init)
  573. module_exit(alsa_card_oxygen_exit)