etnaviv_drv.c 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (C) 2015-2018 Etnaviv Project
  4. */
  5. #include <linux/component.h>
  6. #include <linux/of_platform.h>
  7. #include <drm/drm_of.h>
  8. #include "etnaviv_cmdbuf.h"
  9. #include "etnaviv_drv.h"
  10. #include "etnaviv_gpu.h"
  11. #include "etnaviv_gem.h"
  12. #include "etnaviv_mmu.h"
  13. #include "etnaviv_perfmon.h"
  14. /*
  15. * DRM operations:
  16. */
  17. static void load_gpu(struct drm_device *dev)
  18. {
  19. struct etnaviv_drm_private *priv = dev->dev_private;
  20. unsigned int i;
  21. for (i = 0; i < ETNA_MAX_PIPES; i++) {
  22. struct etnaviv_gpu *g = priv->gpu[i];
  23. if (g) {
  24. int ret;
  25. ret = etnaviv_gpu_init(g);
  26. if (ret)
  27. priv->gpu[i] = NULL;
  28. }
  29. }
  30. }
  31. static int etnaviv_open(struct drm_device *dev, struct drm_file *file)
  32. {
  33. struct etnaviv_drm_private *priv = dev->dev_private;
  34. struct etnaviv_file_private *ctx;
  35. int i;
  36. ctx = kzalloc(sizeof(*ctx), GFP_KERNEL);
  37. if (!ctx)
  38. return -ENOMEM;
  39. for (i = 0; i < ETNA_MAX_PIPES; i++) {
  40. struct etnaviv_gpu *gpu = priv->gpu[i];
  41. if (gpu) {
  42. drm_sched_entity_init(&gpu->sched,
  43. &ctx->sched_entity[i],
  44. &gpu->sched.sched_rq[DRM_SCHED_PRIORITY_NORMAL],
  45. NULL);
  46. }
  47. }
  48. file->driver_priv = ctx;
  49. return 0;
  50. }
  51. static void etnaviv_postclose(struct drm_device *dev, struct drm_file *file)
  52. {
  53. struct etnaviv_drm_private *priv = dev->dev_private;
  54. struct etnaviv_file_private *ctx = file->driver_priv;
  55. unsigned int i;
  56. for (i = 0; i < ETNA_MAX_PIPES; i++) {
  57. struct etnaviv_gpu *gpu = priv->gpu[i];
  58. if (gpu) {
  59. mutex_lock(&gpu->lock);
  60. if (gpu->lastctx == ctx)
  61. gpu->lastctx = NULL;
  62. mutex_unlock(&gpu->lock);
  63. drm_sched_entity_destroy(&gpu->sched,
  64. &ctx->sched_entity[i]);
  65. }
  66. }
  67. kfree(ctx);
  68. }
  69. /*
  70. * DRM debugfs:
  71. */
  72. #ifdef CONFIG_DEBUG_FS
  73. static int etnaviv_gem_show(struct drm_device *dev, struct seq_file *m)
  74. {
  75. struct etnaviv_drm_private *priv = dev->dev_private;
  76. etnaviv_gem_describe_objects(priv, m);
  77. return 0;
  78. }
  79. static int etnaviv_mm_show(struct drm_device *dev, struct seq_file *m)
  80. {
  81. struct drm_printer p = drm_seq_file_printer(m);
  82. read_lock(&dev->vma_offset_manager->vm_lock);
  83. drm_mm_print(&dev->vma_offset_manager->vm_addr_space_mm, &p);
  84. read_unlock(&dev->vma_offset_manager->vm_lock);
  85. return 0;
  86. }
  87. static int etnaviv_mmu_show(struct etnaviv_gpu *gpu, struct seq_file *m)
  88. {
  89. struct drm_printer p = drm_seq_file_printer(m);
  90. seq_printf(m, "Active Objects (%s):\n", dev_name(gpu->dev));
  91. mutex_lock(&gpu->mmu->lock);
  92. drm_mm_print(&gpu->mmu->mm, &p);
  93. mutex_unlock(&gpu->mmu->lock);
  94. return 0;
  95. }
  96. static void etnaviv_buffer_dump(struct etnaviv_gpu *gpu, struct seq_file *m)
  97. {
  98. struct etnaviv_cmdbuf *buf = &gpu->buffer;
  99. u32 size = buf->size;
  100. u32 *ptr = buf->vaddr;
  101. u32 i;
  102. seq_printf(m, "virt %p - phys 0x%llx - free 0x%08x\n",
  103. buf->vaddr, (u64)etnaviv_cmdbuf_get_pa(buf),
  104. size - buf->user_size);
  105. for (i = 0; i < size / 4; i++) {
  106. if (i && !(i % 4))
  107. seq_puts(m, "\n");
  108. if (i % 4 == 0)
  109. seq_printf(m, "\t0x%p: ", ptr + i);
  110. seq_printf(m, "%08x ", *(ptr + i));
  111. }
  112. seq_puts(m, "\n");
  113. }
  114. static int etnaviv_ring_show(struct etnaviv_gpu *gpu, struct seq_file *m)
  115. {
  116. seq_printf(m, "Ring Buffer (%s): ", dev_name(gpu->dev));
  117. mutex_lock(&gpu->lock);
  118. etnaviv_buffer_dump(gpu, m);
  119. mutex_unlock(&gpu->lock);
  120. return 0;
  121. }
  122. static int show_unlocked(struct seq_file *m, void *arg)
  123. {
  124. struct drm_info_node *node = (struct drm_info_node *) m->private;
  125. struct drm_device *dev = node->minor->dev;
  126. int (*show)(struct drm_device *dev, struct seq_file *m) =
  127. node->info_ent->data;
  128. return show(dev, m);
  129. }
  130. static int show_each_gpu(struct seq_file *m, void *arg)
  131. {
  132. struct drm_info_node *node = (struct drm_info_node *) m->private;
  133. struct drm_device *dev = node->minor->dev;
  134. struct etnaviv_drm_private *priv = dev->dev_private;
  135. struct etnaviv_gpu *gpu;
  136. int (*show)(struct etnaviv_gpu *gpu, struct seq_file *m) =
  137. node->info_ent->data;
  138. unsigned int i;
  139. int ret = 0;
  140. for (i = 0; i < ETNA_MAX_PIPES; i++) {
  141. gpu = priv->gpu[i];
  142. if (!gpu)
  143. continue;
  144. ret = show(gpu, m);
  145. if (ret < 0)
  146. break;
  147. }
  148. return ret;
  149. }
  150. static struct drm_info_list etnaviv_debugfs_list[] = {
  151. {"gpu", show_each_gpu, 0, etnaviv_gpu_debugfs},
  152. {"gem", show_unlocked, 0, etnaviv_gem_show},
  153. { "mm", show_unlocked, 0, etnaviv_mm_show },
  154. {"mmu", show_each_gpu, 0, etnaviv_mmu_show},
  155. {"ring", show_each_gpu, 0, etnaviv_ring_show},
  156. };
  157. static int etnaviv_debugfs_init(struct drm_minor *minor)
  158. {
  159. struct drm_device *dev = minor->dev;
  160. int ret;
  161. ret = drm_debugfs_create_files(etnaviv_debugfs_list,
  162. ARRAY_SIZE(etnaviv_debugfs_list),
  163. minor->debugfs_root, minor);
  164. if (ret) {
  165. dev_err(dev->dev, "could not install etnaviv_debugfs_list\n");
  166. return ret;
  167. }
  168. return ret;
  169. }
  170. #endif
  171. /*
  172. * DRM ioctls:
  173. */
  174. static int etnaviv_ioctl_get_param(struct drm_device *dev, void *data,
  175. struct drm_file *file)
  176. {
  177. struct etnaviv_drm_private *priv = dev->dev_private;
  178. struct drm_etnaviv_param *args = data;
  179. struct etnaviv_gpu *gpu;
  180. if (args->pipe >= ETNA_MAX_PIPES)
  181. return -EINVAL;
  182. gpu = priv->gpu[args->pipe];
  183. if (!gpu)
  184. return -ENXIO;
  185. return etnaviv_gpu_get_param(gpu, args->param, &args->value);
  186. }
  187. static int etnaviv_ioctl_gem_new(struct drm_device *dev, void *data,
  188. struct drm_file *file)
  189. {
  190. struct drm_etnaviv_gem_new *args = data;
  191. if (args->flags & ~(ETNA_BO_CACHED | ETNA_BO_WC | ETNA_BO_UNCACHED |
  192. ETNA_BO_FORCE_MMU))
  193. return -EINVAL;
  194. return etnaviv_gem_new_handle(dev, file, args->size,
  195. args->flags, &args->handle);
  196. }
  197. #define TS(t) ((struct timespec){ \
  198. .tv_sec = (t).tv_sec, \
  199. .tv_nsec = (t).tv_nsec \
  200. })
  201. static int etnaviv_ioctl_gem_cpu_prep(struct drm_device *dev, void *data,
  202. struct drm_file *file)
  203. {
  204. struct drm_etnaviv_gem_cpu_prep *args = data;
  205. struct drm_gem_object *obj;
  206. int ret;
  207. if (args->op & ~(ETNA_PREP_READ | ETNA_PREP_WRITE | ETNA_PREP_NOSYNC))
  208. return -EINVAL;
  209. obj = drm_gem_object_lookup(file, args->handle);
  210. if (!obj)
  211. return -ENOENT;
  212. ret = etnaviv_gem_cpu_prep(obj, args->op, &TS(args->timeout));
  213. drm_gem_object_put_unlocked(obj);
  214. return ret;
  215. }
  216. static int etnaviv_ioctl_gem_cpu_fini(struct drm_device *dev, void *data,
  217. struct drm_file *file)
  218. {
  219. struct drm_etnaviv_gem_cpu_fini *args = data;
  220. struct drm_gem_object *obj;
  221. int ret;
  222. if (args->flags)
  223. return -EINVAL;
  224. obj = drm_gem_object_lookup(file, args->handle);
  225. if (!obj)
  226. return -ENOENT;
  227. ret = etnaviv_gem_cpu_fini(obj);
  228. drm_gem_object_put_unlocked(obj);
  229. return ret;
  230. }
  231. static int etnaviv_ioctl_gem_info(struct drm_device *dev, void *data,
  232. struct drm_file *file)
  233. {
  234. struct drm_etnaviv_gem_info *args = data;
  235. struct drm_gem_object *obj;
  236. int ret;
  237. if (args->pad)
  238. return -EINVAL;
  239. obj = drm_gem_object_lookup(file, args->handle);
  240. if (!obj)
  241. return -ENOENT;
  242. ret = etnaviv_gem_mmap_offset(obj, &args->offset);
  243. drm_gem_object_put_unlocked(obj);
  244. return ret;
  245. }
  246. static int etnaviv_ioctl_wait_fence(struct drm_device *dev, void *data,
  247. struct drm_file *file)
  248. {
  249. struct drm_etnaviv_wait_fence *args = data;
  250. struct etnaviv_drm_private *priv = dev->dev_private;
  251. struct timespec *timeout = &TS(args->timeout);
  252. struct etnaviv_gpu *gpu;
  253. if (args->flags & ~(ETNA_WAIT_NONBLOCK))
  254. return -EINVAL;
  255. if (args->pipe >= ETNA_MAX_PIPES)
  256. return -EINVAL;
  257. gpu = priv->gpu[args->pipe];
  258. if (!gpu)
  259. return -ENXIO;
  260. if (args->flags & ETNA_WAIT_NONBLOCK)
  261. timeout = NULL;
  262. return etnaviv_gpu_wait_fence_interruptible(gpu, args->fence,
  263. timeout);
  264. }
  265. static int etnaviv_ioctl_gem_userptr(struct drm_device *dev, void *data,
  266. struct drm_file *file)
  267. {
  268. struct drm_etnaviv_gem_userptr *args = data;
  269. int access;
  270. if (args->flags & ~(ETNA_USERPTR_READ|ETNA_USERPTR_WRITE) ||
  271. args->flags == 0)
  272. return -EINVAL;
  273. if (offset_in_page(args->user_ptr | args->user_size) ||
  274. (uintptr_t)args->user_ptr != args->user_ptr ||
  275. (u32)args->user_size != args->user_size ||
  276. args->user_ptr & ~PAGE_MASK)
  277. return -EINVAL;
  278. if (args->flags & ETNA_USERPTR_WRITE)
  279. access = VERIFY_WRITE;
  280. else
  281. access = VERIFY_READ;
  282. if (!access_ok(access, (void __user *)(unsigned long)args->user_ptr,
  283. args->user_size))
  284. return -EFAULT;
  285. return etnaviv_gem_new_userptr(dev, file, args->user_ptr,
  286. args->user_size, args->flags,
  287. &args->handle);
  288. }
  289. static int etnaviv_ioctl_gem_wait(struct drm_device *dev, void *data,
  290. struct drm_file *file)
  291. {
  292. struct etnaviv_drm_private *priv = dev->dev_private;
  293. struct drm_etnaviv_gem_wait *args = data;
  294. struct timespec *timeout = &TS(args->timeout);
  295. struct drm_gem_object *obj;
  296. struct etnaviv_gpu *gpu;
  297. int ret;
  298. if (args->flags & ~(ETNA_WAIT_NONBLOCK))
  299. return -EINVAL;
  300. if (args->pipe >= ETNA_MAX_PIPES)
  301. return -EINVAL;
  302. gpu = priv->gpu[args->pipe];
  303. if (!gpu)
  304. return -ENXIO;
  305. obj = drm_gem_object_lookup(file, args->handle);
  306. if (!obj)
  307. return -ENOENT;
  308. if (args->flags & ETNA_WAIT_NONBLOCK)
  309. timeout = NULL;
  310. ret = etnaviv_gem_wait_bo(gpu, obj, timeout);
  311. drm_gem_object_put_unlocked(obj);
  312. return ret;
  313. }
  314. static int etnaviv_ioctl_pm_query_dom(struct drm_device *dev, void *data,
  315. struct drm_file *file)
  316. {
  317. struct etnaviv_drm_private *priv = dev->dev_private;
  318. struct drm_etnaviv_pm_domain *args = data;
  319. struct etnaviv_gpu *gpu;
  320. if (args->pipe >= ETNA_MAX_PIPES)
  321. return -EINVAL;
  322. gpu = priv->gpu[args->pipe];
  323. if (!gpu)
  324. return -ENXIO;
  325. return etnaviv_pm_query_dom(gpu, args);
  326. }
  327. static int etnaviv_ioctl_pm_query_sig(struct drm_device *dev, void *data,
  328. struct drm_file *file)
  329. {
  330. struct etnaviv_drm_private *priv = dev->dev_private;
  331. struct drm_etnaviv_pm_signal *args = data;
  332. struct etnaviv_gpu *gpu;
  333. if (args->pipe >= ETNA_MAX_PIPES)
  334. return -EINVAL;
  335. gpu = priv->gpu[args->pipe];
  336. if (!gpu)
  337. return -ENXIO;
  338. return etnaviv_pm_query_sig(gpu, args);
  339. }
  340. static const struct drm_ioctl_desc etnaviv_ioctls[] = {
  341. #define ETNA_IOCTL(n, func, flags) \
  342. DRM_IOCTL_DEF_DRV(ETNAVIV_##n, etnaviv_ioctl_##func, flags)
  343. ETNA_IOCTL(GET_PARAM, get_param, DRM_AUTH|DRM_RENDER_ALLOW),
  344. ETNA_IOCTL(GEM_NEW, gem_new, DRM_AUTH|DRM_RENDER_ALLOW),
  345. ETNA_IOCTL(GEM_INFO, gem_info, DRM_AUTH|DRM_RENDER_ALLOW),
  346. ETNA_IOCTL(GEM_CPU_PREP, gem_cpu_prep, DRM_AUTH|DRM_RENDER_ALLOW),
  347. ETNA_IOCTL(GEM_CPU_FINI, gem_cpu_fini, DRM_AUTH|DRM_RENDER_ALLOW),
  348. ETNA_IOCTL(GEM_SUBMIT, gem_submit, DRM_AUTH|DRM_RENDER_ALLOW),
  349. ETNA_IOCTL(WAIT_FENCE, wait_fence, DRM_AUTH|DRM_RENDER_ALLOW),
  350. ETNA_IOCTL(GEM_USERPTR, gem_userptr, DRM_AUTH|DRM_RENDER_ALLOW),
  351. ETNA_IOCTL(GEM_WAIT, gem_wait, DRM_AUTH|DRM_RENDER_ALLOW),
  352. ETNA_IOCTL(PM_QUERY_DOM, pm_query_dom, DRM_AUTH|DRM_RENDER_ALLOW),
  353. ETNA_IOCTL(PM_QUERY_SIG, pm_query_sig, DRM_AUTH|DRM_RENDER_ALLOW),
  354. };
  355. static const struct vm_operations_struct vm_ops = {
  356. .fault = etnaviv_gem_fault,
  357. .open = drm_gem_vm_open,
  358. .close = drm_gem_vm_close,
  359. };
  360. static const struct file_operations fops = {
  361. .owner = THIS_MODULE,
  362. .open = drm_open,
  363. .release = drm_release,
  364. .unlocked_ioctl = drm_ioctl,
  365. .compat_ioctl = drm_compat_ioctl,
  366. .poll = drm_poll,
  367. .read = drm_read,
  368. .llseek = no_llseek,
  369. .mmap = etnaviv_gem_mmap,
  370. };
  371. static struct drm_driver etnaviv_drm_driver = {
  372. .driver_features = DRIVER_GEM |
  373. DRIVER_PRIME |
  374. DRIVER_RENDER,
  375. .open = etnaviv_open,
  376. .postclose = etnaviv_postclose,
  377. .gem_free_object_unlocked = etnaviv_gem_free_object,
  378. .gem_vm_ops = &vm_ops,
  379. .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
  380. .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
  381. .gem_prime_export = drm_gem_prime_export,
  382. .gem_prime_import = drm_gem_prime_import,
  383. .gem_prime_res_obj = etnaviv_gem_prime_res_obj,
  384. .gem_prime_pin = etnaviv_gem_prime_pin,
  385. .gem_prime_unpin = etnaviv_gem_prime_unpin,
  386. .gem_prime_get_sg_table = etnaviv_gem_prime_get_sg_table,
  387. .gem_prime_import_sg_table = etnaviv_gem_prime_import_sg_table,
  388. .gem_prime_vmap = etnaviv_gem_prime_vmap,
  389. .gem_prime_vunmap = etnaviv_gem_prime_vunmap,
  390. .gem_prime_mmap = etnaviv_gem_prime_mmap,
  391. #ifdef CONFIG_DEBUG_FS
  392. .debugfs_init = etnaviv_debugfs_init,
  393. #endif
  394. .ioctls = etnaviv_ioctls,
  395. .num_ioctls = DRM_ETNAVIV_NUM_IOCTLS,
  396. .fops = &fops,
  397. .name = "etnaviv",
  398. .desc = "etnaviv DRM",
  399. .date = "20151214",
  400. .major = 1,
  401. .minor = 2,
  402. };
  403. /*
  404. * Platform driver:
  405. */
  406. static int etnaviv_bind(struct device *dev)
  407. {
  408. struct etnaviv_drm_private *priv;
  409. struct drm_device *drm;
  410. int ret;
  411. drm = drm_dev_alloc(&etnaviv_drm_driver, dev);
  412. if (IS_ERR(drm))
  413. return PTR_ERR(drm);
  414. priv = kzalloc(sizeof(*priv), GFP_KERNEL);
  415. if (!priv) {
  416. dev_err(dev, "failed to allocate private data\n");
  417. ret = -ENOMEM;
  418. goto out_unref;
  419. }
  420. drm->dev_private = priv;
  421. mutex_init(&priv->gem_lock);
  422. INIT_LIST_HEAD(&priv->gem_list);
  423. priv->num_gpus = 0;
  424. dev_set_drvdata(dev, drm);
  425. ret = component_bind_all(dev, drm);
  426. if (ret < 0)
  427. goto out_bind;
  428. load_gpu(drm);
  429. ret = drm_dev_register(drm, 0);
  430. if (ret)
  431. goto out_register;
  432. return 0;
  433. out_register:
  434. component_unbind_all(dev, drm);
  435. out_bind:
  436. kfree(priv);
  437. out_unref:
  438. drm_dev_unref(drm);
  439. return ret;
  440. }
  441. static void etnaviv_unbind(struct device *dev)
  442. {
  443. struct drm_device *drm = dev_get_drvdata(dev);
  444. struct etnaviv_drm_private *priv = drm->dev_private;
  445. drm_dev_unregister(drm);
  446. component_unbind_all(dev, drm);
  447. drm->dev_private = NULL;
  448. kfree(priv);
  449. drm_dev_unref(drm);
  450. }
  451. static const struct component_master_ops etnaviv_master_ops = {
  452. .bind = etnaviv_bind,
  453. .unbind = etnaviv_unbind,
  454. };
  455. static int compare_of(struct device *dev, void *data)
  456. {
  457. struct device_node *np = data;
  458. return dev->of_node == np;
  459. }
  460. static int compare_str(struct device *dev, void *data)
  461. {
  462. return !strcmp(dev_name(dev), data);
  463. }
  464. static int etnaviv_pdev_probe(struct platform_device *pdev)
  465. {
  466. struct device *dev = &pdev->dev;
  467. struct component_match *match = NULL;
  468. dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(32));
  469. if (!dev->platform_data) {
  470. struct device_node *core_node;
  471. for_each_compatible_node(core_node, NULL, "vivante,gc") {
  472. if (!of_device_is_available(core_node))
  473. continue;
  474. drm_of_component_match_add(&pdev->dev, &match,
  475. compare_of, core_node);
  476. }
  477. } else {
  478. char **names = dev->platform_data;
  479. unsigned i;
  480. for (i = 0; names[i]; i++)
  481. component_match_add(dev, &match, compare_str, names[i]);
  482. }
  483. return component_master_add_with_match(dev, &etnaviv_master_ops, match);
  484. }
  485. static int etnaviv_pdev_remove(struct platform_device *pdev)
  486. {
  487. component_master_del(&pdev->dev, &etnaviv_master_ops);
  488. return 0;
  489. }
  490. static struct platform_driver etnaviv_platform_driver = {
  491. .probe = etnaviv_pdev_probe,
  492. .remove = etnaviv_pdev_remove,
  493. .driver = {
  494. .name = "etnaviv",
  495. },
  496. };
  497. static int __init etnaviv_init(void)
  498. {
  499. int ret;
  500. struct device_node *np;
  501. etnaviv_validate_init();
  502. ret = platform_driver_register(&etnaviv_gpu_driver);
  503. if (ret != 0)
  504. return ret;
  505. ret = platform_driver_register(&etnaviv_platform_driver);
  506. if (ret != 0)
  507. platform_driver_unregister(&etnaviv_gpu_driver);
  508. /*
  509. * If the DT contains at least one available GPU device, instantiate
  510. * the DRM platform device.
  511. */
  512. for_each_compatible_node(np, NULL, "vivante,gc") {
  513. if (!of_device_is_available(np))
  514. continue;
  515. platform_device_register_simple("etnaviv", -1, NULL, 0);
  516. of_node_put(np);
  517. break;
  518. }
  519. return ret;
  520. }
  521. module_init(etnaviv_init);
  522. static void __exit etnaviv_exit(void)
  523. {
  524. platform_driver_unregister(&etnaviv_gpu_driver);
  525. platform_driver_unregister(&etnaviv_platform_driver);
  526. }
  527. module_exit(etnaviv_exit);
  528. MODULE_AUTHOR("Christian Gmeiner <christian.gmeiner@gmail.com>");
  529. MODULE_AUTHOR("Russell King <rmk+kernel@arm.linux.org.uk>");
  530. MODULE_AUTHOR("Lucas Stach <l.stach@pengutronix.de>");
  531. MODULE_DESCRIPTION("etnaviv DRM Driver");
  532. MODULE_LICENSE("GPL v2");
  533. MODULE_ALIAS("platform:etnaviv");