serial_core.h 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588
  1. /*
  2. * linux/drivers/char/serial_core.h
  3. *
  4. * Copyright (C) 2000 Deep Blue Solutions Ltd.
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  19. */
  20. #ifndef LINUX_SERIAL_CORE_H
  21. #define LINUX_SERIAL_CORE_H
  22. /*
  23. * The type definitions. These are from Ted Ts'o's serial.h
  24. */
  25. #define PORT_UNKNOWN 0
  26. #define PORT_8250 1
  27. #define PORT_16450 2
  28. #define PORT_16550 3
  29. #define PORT_16550A 4
  30. #define PORT_CIRRUS 5
  31. #define PORT_16650 6
  32. #define PORT_16650V2 7
  33. #define PORT_16750 8
  34. #define PORT_STARTECH 9
  35. #define PORT_16C950 10
  36. #define PORT_16654 11
  37. #define PORT_16850 12
  38. #define PORT_RSA 13
  39. #define PORT_NS16550A 14
  40. #define PORT_XSCALE 15
  41. #define PORT_RM9000 16 /* PMC-Sierra RM9xxx internal UART */
  42. #define PORT_OCTEON 17 /* Cavium OCTEON internal UART */
  43. #define PORT_AR7 18 /* Texas Instruments AR7 internal UART */
  44. #define PORT_MAX_8250 18 /* max port ID */
  45. /*
  46. * ARM specific type numbers. These are not currently guaranteed
  47. * to be implemented, and will change in the future. These are
  48. * separate so any additions to the old serial.c that occur before
  49. * we are merged can be easily merged here.
  50. */
  51. #define PORT_PXA 31
  52. #define PORT_AMBA 32
  53. #define PORT_CLPS711X 33
  54. #define PORT_SA1100 34
  55. #define PORT_UART00 35
  56. #define PORT_21285 37
  57. /* Sparc type numbers. */
  58. #define PORT_SUNZILOG 38
  59. #define PORT_SUNSAB 39
  60. /* DEC */
  61. #define PORT_DZ 46
  62. #define PORT_ZS 47
  63. /* Parisc type numbers. */
  64. #define PORT_MUX 48
  65. /* Atmel AT91 / AT32 SoC */
  66. #define PORT_ATMEL 49
  67. /* Macintosh Zilog type numbers */
  68. #define PORT_MAC_ZILOG 50 /* m68k : not yet implemented */
  69. #define PORT_PMAC_ZILOG 51
  70. /* SH-SCI */
  71. #define PORT_SCI 52
  72. #define PORT_SCIF 53
  73. #define PORT_IRDA 54
  74. /* Samsung S3C2410 SoC and derivatives thereof */
  75. #define PORT_S3C2410 55
  76. /* SGI IP22 aka Indy / Challenge S / Indigo 2 */
  77. #define PORT_IP22ZILOG 56
  78. /* Sharp LH7a40x -- an ARM9 SoC series */
  79. #define PORT_LH7A40X 57
  80. /* PPC CPM type number */
  81. #define PORT_CPM 58
  82. /* MPC52xx type numbers */
  83. #define PORT_MPC52xx 59
  84. /* IBM icom */
  85. #define PORT_ICOM 60
  86. /* Samsung S3C2440 SoC */
  87. #define PORT_S3C2440 61
  88. /* Motorola i.MX SoC */
  89. #define PORT_IMX 62
  90. /* Marvell MPSC */
  91. #define PORT_MPSC 63
  92. /* TXX9 type number */
  93. #define PORT_TXX9 64
  94. /* NEC VR4100 series SIU/DSIU */
  95. #define PORT_VR41XX_SIU 65
  96. #define PORT_VR41XX_DSIU 66
  97. /* Samsung S3C2400 SoC */
  98. #define PORT_S3C2400 67
  99. /* M32R SIO */
  100. #define PORT_M32R_SIO 68
  101. /*Digi jsm */
  102. #define PORT_JSM 69
  103. #define PORT_PNX8XXX 70
  104. /* Hilscher netx */
  105. #define PORT_NETX 71
  106. /* SUN4V Hypervisor Console */
  107. #define PORT_SUNHV 72
  108. #define PORT_S3C2412 73
  109. /* Xilinx uartlite */
  110. #define PORT_UARTLITE 74
  111. /* Blackfin bf5xx */
  112. #define PORT_BFIN 75
  113. /* Micrel KS8695 */
  114. #define PORT_KS8695 76
  115. /* Broadcom SB1250, etc. SOC */
  116. #define PORT_SB1250_DUART 77
  117. /* Freescale ColdFire */
  118. #define PORT_MCF 78
  119. /* Blackfin SPORT */
  120. #define PORT_BFIN_SPORT 79
  121. /* MN10300 on-chip UART numbers */
  122. #define PORT_MN10300 80
  123. #define PORT_MN10300_CTS 81
  124. #define PORT_SC26XX 82
  125. /* SH-SCI */
  126. #define PORT_SCIFA 83
  127. #define PORT_S3C6400 84
  128. /* NWPSERIAL */
  129. #define PORT_NWPSERIAL 85
  130. /* MAX3100 */
  131. #define PORT_MAX3100 86
  132. #ifdef __KERNEL__
  133. #include <linux/compiler.h>
  134. #include <linux/interrupt.h>
  135. #include <linux/circ_buf.h>
  136. #include <linux/spinlock.h>
  137. #include <linux/sched.h>
  138. #include <linux/tty.h>
  139. #include <linux/mutex.h>
  140. #include <linux/sysrq.h>
  141. struct uart_port;
  142. struct uart_info;
  143. struct serial_struct;
  144. struct device;
  145. /*
  146. * This structure describes all the operations that can be
  147. * done on the physical hardware.
  148. */
  149. struct uart_ops {
  150. unsigned int (*tx_empty)(struct uart_port *);
  151. void (*set_mctrl)(struct uart_port *, unsigned int mctrl);
  152. unsigned int (*get_mctrl)(struct uart_port *);
  153. void (*stop_tx)(struct uart_port *);
  154. void (*start_tx)(struct uart_port *);
  155. void (*send_xchar)(struct uart_port *, char ch);
  156. void (*stop_rx)(struct uart_port *);
  157. void (*enable_ms)(struct uart_port *);
  158. void (*break_ctl)(struct uart_port *, int ctl);
  159. int (*startup)(struct uart_port *);
  160. void (*shutdown)(struct uart_port *);
  161. void (*flush_buffer)(struct uart_port *);
  162. void (*set_termios)(struct uart_port *, struct ktermios *new,
  163. struct ktermios *old);
  164. void (*set_ldisc)(struct uart_port *);
  165. void (*pm)(struct uart_port *, unsigned int state,
  166. unsigned int oldstate);
  167. int (*set_wake)(struct uart_port *, unsigned int state);
  168. /*
  169. * Return a string describing the type of the port
  170. */
  171. const char *(*type)(struct uart_port *);
  172. /*
  173. * Release IO and memory resources used by the port.
  174. * This includes iounmap if necessary.
  175. */
  176. void (*release_port)(struct uart_port *);
  177. /*
  178. * Request IO and memory resources used by the port.
  179. * This includes iomapping the port if necessary.
  180. */
  181. int (*request_port)(struct uart_port *);
  182. void (*config_port)(struct uart_port *, int);
  183. int (*verify_port)(struct uart_port *, struct serial_struct *);
  184. int (*ioctl)(struct uart_port *, unsigned int, unsigned long);
  185. #ifdef CONFIG_CONSOLE_POLL
  186. void (*poll_put_char)(struct uart_port *, unsigned char);
  187. int (*poll_get_char)(struct uart_port *);
  188. #endif
  189. };
  190. #define UART_CONFIG_TYPE (1 << 0)
  191. #define UART_CONFIG_IRQ (1 << 1)
  192. struct uart_icount {
  193. __u32 cts;
  194. __u32 dsr;
  195. __u32 rng;
  196. __u32 dcd;
  197. __u32 rx;
  198. __u32 tx;
  199. __u32 frame;
  200. __u32 overrun;
  201. __u32 parity;
  202. __u32 brk;
  203. __u32 buf_overrun;
  204. };
  205. typedef unsigned int __bitwise__ upf_t;
  206. struct uart_port {
  207. spinlock_t lock; /* port lock */
  208. unsigned long iobase; /* in/out[bwl] */
  209. unsigned char __iomem *membase; /* read/write[bwl] */
  210. unsigned int (*serial_in)(struct uart_port *, int);
  211. void (*serial_out)(struct uart_port *, int, int);
  212. unsigned int irq; /* irq number */
  213. unsigned int uartclk; /* base uart clock */
  214. unsigned int fifosize; /* tx fifo size */
  215. unsigned char x_char; /* xon/xoff char */
  216. unsigned char regshift; /* reg offset shift */
  217. unsigned char iotype; /* io access style */
  218. unsigned char unused1;
  219. #define UPIO_PORT (0)
  220. #define UPIO_HUB6 (1)
  221. #define UPIO_MEM (2)
  222. #define UPIO_MEM32 (3)
  223. #define UPIO_AU (4) /* Au1x00 type IO */
  224. #define UPIO_TSI (5) /* Tsi108/109 type IO */
  225. #define UPIO_DWAPB (6) /* DesignWare APB UART */
  226. #define UPIO_RM9000 (7) /* RM9000 type IO */
  227. unsigned int read_status_mask; /* driver specific */
  228. unsigned int ignore_status_mask; /* driver specific */
  229. struct uart_info *info; /* pointer to parent info */
  230. struct uart_icount icount; /* statistics */
  231. struct console *cons; /* struct console, if any */
  232. #if defined(CONFIG_SERIAL_CORE_CONSOLE) || defined(SUPPORT_SYSRQ)
  233. unsigned long sysrq; /* sysrq timeout */
  234. #endif
  235. upf_t flags;
  236. #define UPF_FOURPORT ((__force upf_t) (1 << 1))
  237. #define UPF_SAK ((__force upf_t) (1 << 2))
  238. #define UPF_SPD_MASK ((__force upf_t) (0x1030))
  239. #define UPF_SPD_HI ((__force upf_t) (0x0010))
  240. #define UPF_SPD_VHI ((__force upf_t) (0x0020))
  241. #define UPF_SPD_CUST ((__force upf_t) (0x0030))
  242. #define UPF_SPD_SHI ((__force upf_t) (0x1000))
  243. #define UPF_SPD_WARP ((__force upf_t) (0x1010))
  244. #define UPF_SKIP_TEST ((__force upf_t) (1 << 6))
  245. #define UPF_AUTO_IRQ ((__force upf_t) (1 << 7))
  246. #define UPF_HARDPPS_CD ((__force upf_t) (1 << 11))
  247. #define UPF_LOW_LATENCY ((__force upf_t) (1 << 13))
  248. #define UPF_BUGGY_UART ((__force upf_t) (1 << 14))
  249. #define UPF_NO_TXEN_TEST ((__force upf_t) (1 << 15))
  250. #define UPF_MAGIC_MULTIPLIER ((__force upf_t) (1 << 16))
  251. #define UPF_CONS_FLOW ((__force upf_t) (1 << 23))
  252. #define UPF_SHARE_IRQ ((__force upf_t) (1 << 24))
  253. /* The exact UART type is known and should not be probed. */
  254. #define UPF_FIXED_TYPE ((__force upf_t) (1 << 27))
  255. #define UPF_BOOT_AUTOCONF ((__force upf_t) (1 << 28))
  256. #define UPF_FIXED_PORT ((__force upf_t) (1 << 29))
  257. #define UPF_DEAD ((__force upf_t) (1 << 30))
  258. #define UPF_IOREMAP ((__force upf_t) (1 << 31))
  259. #define UPF_CHANGE_MASK ((__force upf_t) (0x17fff))
  260. #define UPF_USR_MASK ((__force upf_t) (UPF_SPD_MASK|UPF_LOW_LATENCY))
  261. unsigned int mctrl; /* current modem ctrl settings */
  262. unsigned int timeout; /* character-based timeout */
  263. unsigned int type; /* port type */
  264. const struct uart_ops *ops;
  265. unsigned int custom_divisor;
  266. unsigned int line; /* port index */
  267. resource_size_t mapbase; /* for ioremap */
  268. struct device *dev; /* parent device */
  269. unsigned char hub6; /* this should be in the 8250 driver */
  270. unsigned char suspended;
  271. unsigned char unused[2];
  272. void *private_data; /* generic platform data pointer */
  273. };
  274. /*
  275. * This is the state information which is only valid when the port
  276. * is open; it may be cleared the core driver once the device has
  277. * been closed. Either the low level driver or the core can modify
  278. * stuff here.
  279. */
  280. typedef unsigned int __bitwise__ uif_t;
  281. struct uart_info {
  282. struct tty_port port;
  283. struct circ_buf xmit;
  284. uif_t flags;
  285. /*
  286. * Definitions for info->flags. These are _private_ to serial_core, and
  287. * are specific to this structure. They may be queried by low level drivers.
  288. *
  289. * FIXME: use the ASY_ definitions
  290. */
  291. #define UIF_CHECK_CD ((__force uif_t) (1 << 25))
  292. #define UIF_CTS_FLOW ((__force uif_t) (1 << 26))
  293. #define UIF_NORMAL_ACTIVE ((__force uif_t) (1 << 29))
  294. #define UIF_INITIALIZED ((__force uif_t) (1 << 31))
  295. #define UIF_SUSPENDED ((__force uif_t) (1 << 30))
  296. struct tasklet_struct tlet;
  297. wait_queue_head_t delta_msr_wait;
  298. };
  299. /*
  300. * This is the state information which is persistent across opens.
  301. * The low level driver must not to touch any elements contained
  302. * within.
  303. */
  304. struct uart_state {
  305. unsigned int close_delay; /* msec */
  306. unsigned int closing_wait; /* msec */
  307. #define USF_CLOSING_WAIT_INF (0)
  308. #define USF_CLOSING_WAIT_NONE (~0U)
  309. int count;
  310. int pm_state;
  311. struct uart_info info;
  312. struct uart_port *port;
  313. struct mutex mutex;
  314. };
  315. #define UART_XMIT_SIZE PAGE_SIZE
  316. /* number of characters left in xmit buffer before we ask for more */
  317. #define WAKEUP_CHARS 256
  318. struct module;
  319. struct tty_driver;
  320. struct uart_driver {
  321. struct module *owner;
  322. const char *driver_name;
  323. const char *dev_name;
  324. int major;
  325. int minor;
  326. int nr;
  327. struct console *cons;
  328. /*
  329. * these are private; the low level driver should not
  330. * touch these; they should be initialised to NULL
  331. */
  332. struct uart_state *state;
  333. struct tty_driver *tty_driver;
  334. };
  335. void uart_write_wakeup(struct uart_port *port);
  336. /*
  337. * Baud rate helpers.
  338. */
  339. void uart_update_timeout(struct uart_port *port, unsigned int cflag,
  340. unsigned int baud);
  341. unsigned int uart_get_baud_rate(struct uart_port *port, struct ktermios *termios,
  342. struct ktermios *old, unsigned int min,
  343. unsigned int max);
  344. unsigned int uart_get_divisor(struct uart_port *port, unsigned int baud);
  345. /*
  346. * Console helpers.
  347. */
  348. struct uart_port *uart_get_console(struct uart_port *ports, int nr,
  349. struct console *c);
  350. void uart_parse_options(char *options, int *baud, int *parity, int *bits,
  351. int *flow);
  352. int uart_set_options(struct uart_port *port, struct console *co, int baud,
  353. int parity, int bits, int flow);
  354. struct tty_driver *uart_console_device(struct console *co, int *index);
  355. void uart_console_write(struct uart_port *port, const char *s,
  356. unsigned int count,
  357. void (*putchar)(struct uart_port *, int));
  358. /*
  359. * Port/driver registration/removal
  360. */
  361. int uart_register_driver(struct uart_driver *uart);
  362. void uart_unregister_driver(struct uart_driver *uart);
  363. int uart_add_one_port(struct uart_driver *reg, struct uart_port *port);
  364. int uart_remove_one_port(struct uart_driver *reg, struct uart_port *port);
  365. int uart_match_port(struct uart_port *port1, struct uart_port *port2);
  366. /*
  367. * Power Management
  368. */
  369. int uart_suspend_port(struct uart_driver *reg, struct uart_port *port);
  370. int uart_resume_port(struct uart_driver *reg, struct uart_port *port);
  371. #define uart_circ_empty(circ) ((circ)->head == (circ)->tail)
  372. #define uart_circ_clear(circ) ((circ)->head = (circ)->tail = 0)
  373. #define uart_circ_chars_pending(circ) \
  374. (CIRC_CNT((circ)->head, (circ)->tail, UART_XMIT_SIZE))
  375. #define uart_circ_chars_free(circ) \
  376. (CIRC_SPACE((circ)->head, (circ)->tail, UART_XMIT_SIZE))
  377. static inline int uart_tx_stopped(struct uart_port *port)
  378. {
  379. struct tty_struct *tty = port->info->port.tty;
  380. if(tty->stopped || tty->hw_stopped)
  381. return 1;
  382. return 0;
  383. }
  384. /*
  385. * The following are helper functions for the low level drivers.
  386. */
  387. static inline int
  388. uart_handle_sysrq_char(struct uart_port *port, unsigned int ch)
  389. {
  390. #ifdef SUPPORT_SYSRQ
  391. if (port->sysrq) {
  392. if (ch && time_before(jiffies, port->sysrq)) {
  393. handle_sysrq(ch, port->info->port.tty);
  394. port->sysrq = 0;
  395. return 1;
  396. }
  397. port->sysrq = 0;
  398. }
  399. #endif
  400. return 0;
  401. }
  402. #ifndef SUPPORT_SYSRQ
  403. #define uart_handle_sysrq_char(port,ch) uart_handle_sysrq_char(port, 0)
  404. #endif
  405. /*
  406. * We do the SysRQ and SAK checking like this...
  407. */
  408. static inline int uart_handle_break(struct uart_port *port)
  409. {
  410. struct uart_info *info = port->info;
  411. #ifdef SUPPORT_SYSRQ
  412. if (port->cons && port->cons->index == port->line) {
  413. if (!port->sysrq) {
  414. port->sysrq = jiffies + HZ*5;
  415. return 1;
  416. }
  417. port->sysrq = 0;
  418. }
  419. #endif
  420. if (port->flags & UPF_SAK)
  421. do_SAK(info->port.tty);
  422. return 0;
  423. }
  424. /**
  425. * uart_handle_dcd_change - handle a change of carrier detect state
  426. * @port: uart_port structure for the open port
  427. * @status: new carrier detect status, nonzero if active
  428. */
  429. static inline void
  430. uart_handle_dcd_change(struct uart_port *port, unsigned int status)
  431. {
  432. struct uart_info *info = port->info;
  433. port->icount.dcd++;
  434. #ifdef CONFIG_HARD_PPS
  435. if ((port->flags & UPF_HARDPPS_CD) && status)
  436. hardpps();
  437. #endif
  438. if (info->flags & UIF_CHECK_CD) {
  439. if (status)
  440. wake_up_interruptible(&info->port.open_wait);
  441. else if (info->port.tty)
  442. tty_hangup(info->port.tty);
  443. }
  444. }
  445. /**
  446. * uart_handle_cts_change - handle a change of clear-to-send state
  447. * @port: uart_port structure for the open port
  448. * @status: new clear to send status, nonzero if active
  449. */
  450. static inline void
  451. uart_handle_cts_change(struct uart_port *port, unsigned int status)
  452. {
  453. struct uart_info *info = port->info;
  454. struct tty_struct *tty = info->port.tty;
  455. port->icount.cts++;
  456. if (info->flags & UIF_CTS_FLOW) {
  457. if (tty->hw_stopped) {
  458. if (status) {
  459. tty->hw_stopped = 0;
  460. port->ops->start_tx(port);
  461. uart_write_wakeup(port);
  462. }
  463. } else {
  464. if (!status) {
  465. tty->hw_stopped = 1;
  466. port->ops->stop_tx(port);
  467. }
  468. }
  469. }
  470. }
  471. #include <linux/tty_flip.h>
  472. static inline void
  473. uart_insert_char(struct uart_port *port, unsigned int status,
  474. unsigned int overrun, unsigned int ch, unsigned int flag)
  475. {
  476. struct tty_struct *tty = port->info->port.tty;
  477. if ((status & port->ignore_status_mask & ~overrun) == 0)
  478. tty_insert_flip_char(tty, ch, flag);
  479. /*
  480. * Overrun is special. Since it's reported immediately,
  481. * it doesn't affect the current character.
  482. */
  483. if (status & ~port->ignore_status_mask & overrun)
  484. tty_insert_flip_char(tty, 0, TTY_OVERRUN);
  485. }
  486. /*
  487. * UART_ENABLE_MS - determine if port should enable modem status irqs
  488. */
  489. #define UART_ENABLE_MS(port,cflag) ((port)->flags & UPF_HARDPPS_CD || \
  490. (cflag) & CRTSCTS || \
  491. !((cflag) & CLOCAL))
  492. #endif
  493. #endif /* LINUX_SERIAL_CORE_H */