|
@@ -370,8 +370,6 @@ static void __init mx50_clocks_init(struct device_node *np)
|
|
|
|
|
|
|
|
r = clk_round_rate(clk[IMX5_CLK_USBOH3_PER_GATE], 54000000);
|
|
r = clk_round_rate(clk[IMX5_CLK_USBOH3_PER_GATE], 54000000);
|
|
|
clk_set_rate(clk[IMX5_CLK_USBOH3_PER_GATE], r);
|
|
clk_set_rate(clk[IMX5_CLK_USBOH3_PER_GATE], r);
|
|
|
-
|
|
|
|
|
- mxc_timer_init_dt(of_find_compatible_node(NULL, NULL, "fsl,imx50-gpt"));
|
|
|
|
|
}
|
|
}
|
|
|
CLK_OF_DECLARE(imx50_ccm, "fsl,imx50-ccm", mx50_clocks_init);
|
|
CLK_OF_DECLARE(imx50_ccm, "fsl,imx50-ccm", mx50_clocks_init);
|
|
|
|
|
|
|
@@ -443,9 +441,6 @@ static void __init mx51_clocks_init(struct device_node *np)
|
|
|
clk_set_rate(clk[IMX5_CLK_ESDHC_A_PODF], 166250000);
|
|
clk_set_rate(clk[IMX5_CLK_ESDHC_A_PODF], 166250000);
|
|
|
clk_set_rate(clk[IMX5_CLK_ESDHC_B_PODF], 166250000);
|
|
clk_set_rate(clk[IMX5_CLK_ESDHC_B_PODF], 166250000);
|
|
|
|
|
|
|
|
- /* System timer */
|
|
|
|
|
- mxc_timer_init_dt(of_find_compatible_node(NULL, NULL, "fsl,imx51-gpt"));
|
|
|
|
|
-
|
|
|
|
|
clk_prepare_enable(clk[IMX5_CLK_IIM_GATE]);
|
|
clk_prepare_enable(clk[IMX5_CLK_IIM_GATE]);
|
|
|
imx_print_silicon_rev("i.MX51", mx51_revision());
|
|
imx_print_silicon_rev("i.MX51", mx51_revision());
|
|
|
clk_disable_unprepare(clk[IMX5_CLK_IIM_GATE]);
|
|
clk_disable_unprepare(clk[IMX5_CLK_IIM_GATE]);
|
|
@@ -562,7 +557,5 @@ static void __init mx53_clocks_init(struct device_node *np)
|
|
|
|
|
|
|
|
r = clk_round_rate(clk[IMX5_CLK_USBOH3_PER_GATE], 54000000);
|
|
r = clk_round_rate(clk[IMX5_CLK_USBOH3_PER_GATE], 54000000);
|
|
|
clk_set_rate(clk[IMX5_CLK_USBOH3_PER_GATE], r);
|
|
clk_set_rate(clk[IMX5_CLK_USBOH3_PER_GATE], r);
|
|
|
-
|
|
|
|
|
- mxc_timer_init_dt(of_find_compatible_node(NULL, NULL, "fsl,imx53-gpt"));
|
|
|
|
|
}
|
|
}
|
|
|
CLK_OF_DECLARE(imx53_ccm, "fsl,imx53-ccm", mx53_clocks_init);
|
|
CLK_OF_DECLARE(imx53_ccm, "fsl,imx53-ccm", mx53_clocks_init);
|