|
@@ -113,6 +113,12 @@
|
|
|
ti,sci-rm-range-global-event = <0x1>;
|
|
ti,sci-rm-range-global-event = <0x1>;
|
|
|
};
|
|
};
|
|
|
|
|
|
|
|
|
|
+ hwspinlock: spinlock@30e00000 {
|
|
|
|
|
+ compatible = "ti,am654-hwspinlock";
|
|
|
|
|
+ reg = <0x00 0x30e00000 0x00 0x1000>;
|
|
|
|
|
+ #hwlock-cells = <1>;
|
|
|
|
|
+ };
|
|
|
|
|
+
|
|
|
ringacc: ringacc@3c000000 {
|
|
ringacc: ringacc@3c000000 {
|
|
|
compatible = "ti,am654-navss-ringacc";
|
|
compatible = "ti,am654-navss-ringacc";
|
|
|
reg = <0x0 0x3c000000 0x0 0x400000>,
|
|
reg = <0x0 0x3c000000 0x0 0x400000>,
|
|
@@ -338,12 +344,6 @@
|
|
|
clock-names = "gpio";
|
|
clock-names = "gpio";
|
|
|
};
|
|
};
|
|
|
|
|
|
|
|
- hwspinlock: spinlock@30e00000 {
|
|
|
|
|
- compatible = "ti,am654-hwspinlock";
|
|
|
|
|
- reg = <0x00 0x30e00000 0x00 0x1000>;
|
|
|
|
|
- #hwlock-cells = <1>;
|
|
|
|
|
- };
|
|
|
|
|
-
|
|
|
|
|
mailbox0_cluster0: mailbox@31f80000 {
|
|
mailbox0_cluster0: mailbox@31f80000 {
|
|
|
compatible = "ti,am654-mailbox";
|
|
compatible = "ti,am654-mailbox";
|
|
|
reg = <0x00 0x31f80000 0x00 0x200>;
|
|
reg = <0x00 0x31f80000 0x00 0x200>;
|