|
@@ -34,10 +34,8 @@ static inline void __tlbiel_pid(unsigned long pid, int set,
|
|
|
prs = 1; /* process scoped */
|
|
prs = 1; /* process scoped */
|
|
|
r = 1; /* raidx format */
|
|
r = 1; /* raidx format */
|
|
|
|
|
|
|
|
- asm volatile("ptesync": : :"memory");
|
|
|
|
|
asm volatile(PPC_TLBIEL(%0, %4, %3, %2, %1)
|
|
asm volatile(PPC_TLBIEL(%0, %4, %3, %2, %1)
|
|
|
: : "r"(rb), "i"(r), "i"(prs), "i"(ric), "r"(rs) : "memory");
|
|
: : "r"(rb), "i"(r), "i"(prs), "i"(ric), "r"(rs) : "memory");
|
|
|
- asm volatile("ptesync": : :"memory");
|
|
|
|
|
}
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
/*
|
|
@@ -47,9 +45,11 @@ static inline void _tlbiel_pid(unsigned long pid, unsigned long ric)
|
|
|
{
|
|
{
|
|
|
int set;
|
|
int set;
|
|
|
|
|
|
|
|
|
|
+ asm volatile("ptesync": : :"memory");
|
|
|
for (set = 0; set < POWER9_TLB_SETS_RADIX ; set++) {
|
|
for (set = 0; set < POWER9_TLB_SETS_RADIX ; set++) {
|
|
|
__tlbiel_pid(pid, set, ric);
|
|
__tlbiel_pid(pid, set, ric);
|
|
|
}
|
|
}
|
|
|
|
|
+ asm volatile("ptesync": : :"memory");
|
|
|
asm volatile(PPC_INVALIDATE_ERAT "; isync" : : :"memory");
|
|
asm volatile(PPC_INVALIDATE_ERAT "; isync" : : :"memory");
|
|
|
}
|
|
}
|
|
|
|
|
|