Просмотр исходного кода

arm: mvebu: enable Ethernet controllers on Armada 370/XP eval boards

This patch enables the two network interfaces of the Armada 370
official Marvell evaluation platform, and the four network interfaces
of the Armada XP official Marvell evaluation platform.

Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
Thomas Petazzoni 13 лет назад
Родитель
Сommit
f01959a96f
2 измененных файлов с 66 добавлено и 0 удалено
  1. 23 0
      arch/arm/boot/dts/armada-370-db.dts
  2. 43 0
      arch/arm/boot/dts/armada-xp-db.dts

+ 23 - 0
arch/arm/boot/dts/armada-370-db.dts

@@ -38,5 +38,28 @@
 			clock-frequency = <600000000>;
 			clock-frequency = <600000000>;
 			status = "okay";
 			status = "okay";
 		};
 		};
+
+		mdio {
+			phy0: ethernet-phy@0 {
+				reg = <0>;
+			};
+
+			phy1: ethernet-phy@1 {
+				reg = <1>;
+			};
+		};
+
+		ethernet@d0070000 {
+			clock-frequency = <200000000>;
+			status = "okay";
+			phy = <&phy0>;
+			phy-mode = "rgmii-id";
+		};
+		ethernet@d0074000 {
+			clock-frequency = <200000000>;
+			status = "okay";
+			phy = <&phy1>;
+			phy-mode = "rgmii-id";
+		};
 	};
 	};
 };
 };

+ 43 - 0
arch/arm/boot/dts/armada-xp-db.dts

@@ -46,5 +46,48 @@
 			clock-frequency = <250000000>;
 			clock-frequency = <250000000>;
 			status = "okay";
 			status = "okay";
 		};
 		};
+
+		mdio {
+			phy0: ethernet-phy@0 {
+				reg = <0>;
+			};
+
+			phy1: ethernet-phy@1 {
+				reg = <1>;
+			};
+
+			phy2: ethernet-phy@2 {
+				reg = <25>;
+			};
+
+			phy3: ethernet-phy@3 {
+				reg = <27>;
+			};
+		};
+
+		ethernet@d0070000 {
+			clock-frequency = <250000000>;
+			status = "okay";
+			phy = <&phy0>;
+			phy-mode = "rgmii-id";
+		};
+		ethernet@d0074000 {
+			clock-frequency = <250000000>;
+			status = "okay";
+			phy = <&phy1>;
+			phy-mode = "rgmii-id";
+		};
+		ethernet@d0030000 {
+			clock-frequency = <250000000>;
+			status = "okay";
+			phy = <&phy2>;
+			phy-mode = "sgmii";
+		};
+		ethernet@d0034000 {
+			clock-frequency = <250000000>;
+			status = "okay";
+			phy = <&phy3>;
+			phy-mode = "sgmii";
+		};
 	};
 	};
 };
 };