|
|
@@ -427,7 +427,40 @@ static inline enum ib_qp_state pvrdma_qp_state_to_ib(enum pvrdma_qp_state state)
|
|
|
|
|
|
static inline enum pvrdma_wr_opcode ib_wr_opcode_to_pvrdma(enum ib_wr_opcode op)
|
|
|
{
|
|
|
- return (enum pvrdma_wr_opcode)op;
|
|
|
+ switch (op) {
|
|
|
+ case IB_WR_RDMA_WRITE:
|
|
|
+ return PVRDMA_WR_RDMA_WRITE;
|
|
|
+ case IB_WR_RDMA_WRITE_WITH_IMM:
|
|
|
+ return PVRDMA_WR_RDMA_WRITE_WITH_IMM;
|
|
|
+ case IB_WR_SEND:
|
|
|
+ return PVRDMA_WR_SEND;
|
|
|
+ case IB_WR_SEND_WITH_IMM:
|
|
|
+ return PVRDMA_WR_SEND_WITH_IMM;
|
|
|
+ case IB_WR_RDMA_READ:
|
|
|
+ return PVRDMA_WR_RDMA_READ;
|
|
|
+ case IB_WR_ATOMIC_CMP_AND_SWP:
|
|
|
+ return PVRDMA_WR_ATOMIC_CMP_AND_SWP;
|
|
|
+ case IB_WR_ATOMIC_FETCH_AND_ADD:
|
|
|
+ return PVRDMA_WR_ATOMIC_FETCH_AND_ADD;
|
|
|
+ case IB_WR_LSO:
|
|
|
+ return PVRDMA_WR_LSO;
|
|
|
+ case IB_WR_SEND_WITH_INV:
|
|
|
+ return PVRDMA_WR_SEND_WITH_INV;
|
|
|
+ case IB_WR_RDMA_READ_WITH_INV:
|
|
|
+ return PVRDMA_WR_RDMA_READ_WITH_INV;
|
|
|
+ case IB_WR_LOCAL_INV:
|
|
|
+ return PVRDMA_WR_LOCAL_INV;
|
|
|
+ case IB_WR_REG_MR:
|
|
|
+ return PVRDMA_WR_FAST_REG_MR;
|
|
|
+ case IB_WR_MASKED_ATOMIC_CMP_AND_SWP:
|
|
|
+ return PVRDMA_WR_MASKED_ATOMIC_CMP_AND_SWP;
|
|
|
+ case IB_WR_MASKED_ATOMIC_FETCH_AND_ADD:
|
|
|
+ return PVRDMA_WR_MASKED_ATOMIC_FETCH_AND_ADD;
|
|
|
+ case IB_WR_REG_SIG_MR:
|
|
|
+ return PVRDMA_WR_REG_SIG_MR;
|
|
|
+ default:
|
|
|
+ return PVRDMA_WR_ERROR;
|
|
|
+ }
|
|
|
}
|
|
|
|
|
|
static inline enum ib_wc_status pvrdma_wc_status_to_ib(
|