|
@@ -51,6 +51,8 @@
|
|
|
#define AT9285_COEX3WIRE_SA_SUBSYSID 0x30aa
|
|
#define AT9285_COEX3WIRE_SA_SUBSYSID 0x30aa
|
|
|
#define AT9285_COEX3WIRE_DA_SUBSYSID 0x30ab
|
|
#define AT9285_COEX3WIRE_DA_SUBSYSID 0x30ab
|
|
|
|
|
|
|
|
|
|
+#define ATH_AMPDU_LIMIT_MAX (64 * 1024 - 1)
|
|
|
|
|
+
|
|
|
/* Register read/write primitives */
|
|
/* Register read/write primitives */
|
|
|
#define REG_WRITE(_ah, _reg, _val) \
|
|
#define REG_WRITE(_ah, _reg, _val) \
|
|
|
ath9k_hw_common(_ah)->ops->write((_ah), (_val), (_reg))
|
|
ath9k_hw_common(_ah)->ops->write((_ah), (_val), (_reg))
|