|
@@ -305,7 +305,7 @@
|
|
|
#define ICC_SGI1R_AFFINITY_1_SHIFT 16
|
|
#define ICC_SGI1R_AFFINITY_1_SHIFT 16
|
|
|
#define ICC_SGI1R_AFFINITY_1_MASK (0xff << ICC_SGI1R_AFFINITY_1_SHIFT)
|
|
#define ICC_SGI1R_AFFINITY_1_MASK (0xff << ICC_SGI1R_AFFINITY_1_SHIFT)
|
|
|
#define ICC_SGI1R_SGI_ID_SHIFT 24
|
|
#define ICC_SGI1R_SGI_ID_SHIFT 24
|
|
|
-#define ICC_SGI1R_SGI_ID_MASK (0xff << ICC_SGI1R_SGI_ID_SHIFT)
|
|
|
|
|
|
|
+#define ICC_SGI1R_SGI_ID_MASK (0xfULL << ICC_SGI1R_SGI_ID_SHIFT)
|
|
|
#define ICC_SGI1R_AFFINITY_2_SHIFT 32
|
|
#define ICC_SGI1R_AFFINITY_2_SHIFT 32
|
|
|
#define ICC_SGI1R_AFFINITY_2_MASK (0xffULL << ICC_SGI1R_AFFINITY_1_SHIFT)
|
|
#define ICC_SGI1R_AFFINITY_2_MASK (0xffULL << ICC_SGI1R_AFFINITY_1_SHIFT)
|
|
|
#define ICC_SGI1R_IRQ_ROUTING_MODE_BIT 40
|
|
#define ICC_SGI1R_IRQ_ROUTING_MODE_BIT 40
|