|
|
@@ -981,8 +981,12 @@ static struct dma_async_tx_descriptor *tegra_dma_prep_slave_sg(
|
|
|
csr |= tdc->slave_id << TEGRA_APBDMA_CSR_REQ_SEL_SHIFT;
|
|
|
}
|
|
|
|
|
|
- if (flags & DMA_PREP_INTERRUPT)
|
|
|
+ if (flags & DMA_PREP_INTERRUPT) {
|
|
|
csr |= TEGRA_APBDMA_CSR_IE_EOC;
|
|
|
+ } else {
|
|
|
+ WARN_ON_ONCE(1);
|
|
|
+ return NULL;
|
|
|
+ }
|
|
|
|
|
|
apb_seq |= TEGRA_APBDMA_APBSEQ_WRAP_WORD_1;
|
|
|
|
|
|
@@ -1124,8 +1128,12 @@ static struct dma_async_tx_descriptor *tegra_dma_prep_dma_cyclic(
|
|
|
csr |= tdc->slave_id << TEGRA_APBDMA_CSR_REQ_SEL_SHIFT;
|
|
|
}
|
|
|
|
|
|
- if (flags & DMA_PREP_INTERRUPT)
|
|
|
+ if (flags & DMA_PREP_INTERRUPT) {
|
|
|
csr |= TEGRA_APBDMA_CSR_IE_EOC;
|
|
|
+ } else {
|
|
|
+ WARN_ON_ONCE(1);
|
|
|
+ return NULL;
|
|
|
+ }
|
|
|
|
|
|
apb_seq |= TEGRA_APBDMA_APBSEQ_WRAP_WORD_1;
|
|
|
|