|
|
@@ -291,7 +291,7 @@ err:
|
|
|
static void gpio_irq_disable(struct irq_data *d)
|
|
|
{
|
|
|
struct davinci_gpio_regs __iomem *g = irq2regs(d);
|
|
|
- u32 mask = (u32) irq_data_get_irq_handler_data(d);
|
|
|
+ uintptr_t mask = (uintptr_t)irq_data_get_irq_handler_data(d);
|
|
|
|
|
|
writel_relaxed(mask, &g->clr_falling);
|
|
|
writel_relaxed(mask, &g->clr_rising);
|
|
|
@@ -300,7 +300,7 @@ static void gpio_irq_disable(struct irq_data *d)
|
|
|
static void gpio_irq_enable(struct irq_data *d)
|
|
|
{
|
|
|
struct davinci_gpio_regs __iomem *g = irq2regs(d);
|
|
|
- u32 mask = (u32) irq_data_get_irq_handler_data(d);
|
|
|
+ uintptr_t mask = (uintptr_t)irq_data_get_irq_handler_data(d);
|
|
|
unsigned status = irqd_get_trigger_type(d);
|
|
|
|
|
|
status &= IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING;
|
|
|
@@ -441,7 +441,7 @@ davinci_gpio_irq_map(struct irq_domain *d, unsigned int irq,
|
|
|
"davinci_gpio");
|
|
|
irq_set_irq_type(irq, IRQ_TYPE_NONE);
|
|
|
irq_set_chip_data(irq, (__force void *)g);
|
|
|
- irq_set_handler_data(irq, (void *)__gpio_mask(hw));
|
|
|
+ irq_set_handler_data(irq, (void *)(uintptr_t)__gpio_mask(hw));
|
|
|
|
|
|
return 0;
|
|
|
}
|